FIELD: information technology.
SUBSTANCE: method of distributing data block in a single-chip multiprocessor with amorphous cache includes a step for retrieving a data block from a data storage through an initial processing core. Said method also includes a step for storing an initial data block copy in an initial amorphous cache bank adjacent to the initial processing core. Further, the initial data block copy is registered in a home bank directory, while biasing the initial data block copy for earlier eviction from the initial amorphous cache bank by placing the initial data block copy near to at least a previously used end of the initial register for monitoring victimisation.
EFFECT: optimising operation of a multiprocessor chip by increasing efficiency of cache usage.
19 cl, 10 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| SHARED CACHE STRUCTURE FOR TIMING AND NON-TIMING COMMANDS | 1999 |
|
RU2212704C2 |
| SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING | 2014 |
|
RU2629442C2 |
| DELAYING CACHE STATE UPDATES IN NON-SPECULATIVE CACHE MEMORY IN PROCESSOR SYSTEM IN RESPONSE TO SPECULATIVE DATA REQUEST UNTIL SPECULATIVE DATA REQUEST BECOMES NON-SPECULATIVE | 2020 |
|
RU2817624C1 |
| COMPUTER SYSTEM AND METHOD FOR DATA TRANSMISSION IN COMPUTER SYSTEM | 1999 |
|
RU2220444C2 |
| METHOD AND DEVICE FOR FILTERING INTERPROCESSOR REQUESTS IN MULTIPROCESSOR COMPUTER SYSTEMS | 2001 |
|
RU2189630C1 |
| METHOD OF MODIFYING MEMORY ACCESS GRANTS IN SECURE PROCESSOR ENVIRONMENT | 2014 |
|
RU2602793C2 |
| SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING | 2014 |
|
RU2628163C2 |
| MEMORY ACCESS PROTECTION | 1998 |
|
RU2215321C2 |
| INTEGRATED CIRCUIT WITH MULTI-PORT SUPER MEMORY CELL AND CIRCUIT OF DATA TRANSFER ROUTE SWITCHING | 2010 |
|
RU2481652C1 |
| CACHE-BASED TRACE RECORDING USING DATA OF CACHE COHERENCE PROTOCOL | 2018 |
|
RU2775818C2 |
