SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING Russian patent published in 2017 - IPC G06F12/02 G06F12/14 

Abstract RU 2629442 C2

FIELD: information technology.

SUBSTANCE: method comprises the steps of: storing the first memory address in the lower limit register of the stack by the data processing system, wherein the lower boundary register of the stack is associated with at least one of the following modes: 32-bit user mode, 64-bit user mode or privileged mode, the first memory address indicates the lower limit of the memory addressable through the stack segment; store the second memory address in the upper-border register of the stack. The upper bound of the stack is associated with at least one of the following modes: 32-bit user mode, 64-bit user mode, or privileged mode, the second memory address indicates the upper limit of the memory addressed through the stack segment; determining access to memory through the stack segment; and detecting an unauthorized stack move by comparing the address of the memory accessed through the stack segment with at least the first memory address and the second memory address.

EFFECT: preventing unauthorized modification of the stack.

19 cl, 11 dwg

Similar patents RU2629442C2

Title Year Author Number
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING 2014
  • Gertson Gideon
  • Stark Dzhared V.
  • Diskin Gal
RU2628163C2
PROCESSING ADMINISTRATION RELATED TO SELECTED ARCHITECTURAL FUNCTIONS 2015
  • Gshvind Mikhael Karl
  • Gejni Charlz
RU2665243C2
ADDRESSING REGISTERS IN DATA PROCESSING DEVICE 1997
  • Jork Richard
  • Frehnsis Khedli Dzhejms
  • Sajms Dominik
  • Bajlz Stjuart
RU2193228C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
PROGRAMMABLE DEVICES FOR PROCESSING DATA MEMORY TRANSFER REQUESTS 2016
  • Dzhittins Bendzhamin
RU2690751C2
MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR TRAFFIC 2008
  • Fish Rassel Kh. Iii
RU2450339C2
MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR FLOWS 2007
  • Fish Rassel Kh. Iii
RU2427895C2
ENERGY SAVING METHODS AND DEVICE FOR SELECTIVE PERMISSION OF COMPARATORS IN REGISTER FILE WITH RENAMING BASED ON KNOWN PROCESSOR STATUS 2006
  • Bridzhes Dzheffri Todd
  • Diffenderfer Dzhejms Norris
  • Makilvejn Majkl Skott
  • Sartorius Tomas Ehndrju
RU2389059C2
LOADING/MOVING AND COPYING COMMANDS FOR PROCESSOR 2002
  • Russel' Patris
RU2292581C2
SYSTEM AND METHODS FOR USE OF SYNTHESISED COMMANDS IN VIRTUAL MACHINE 2004
  • Traut Ehrik
RU2374675C2

RU 2 629 442 C2

Authors

Patel Bajdzhu V.

Li Syaonin

Envin Kh.P.

Mellik Asit K.

Nejdzher Gilbert

Krosslend Dzhejms B.

Opfermen Toubi

Kkhare Atul A.

Brendt Dzhejson V.

Kouk Dzhejms S.

Vajda Brajan L.

Dates

2017-08-29Published

2014-05-30Filed