INTEGRATED CIRCUIT WITH MULTI-PORT SUPER MEMORY CELL AND CIRCUIT OF DATA TRANSFER ROUTE SWITCHING Russian patent published in 2013 - IPC G11C13/00 H03K17/693 

Abstract RU 2481652 C1

FIELD: information technologies.

SUBSTANCE: integrated circuit comprises multiple memory interrogators and super memory cell. The super memory cell comprises multiple memory banks, every of which generates an appropriate range of separately addressable memory cells, at the same time the super memory cell comprises multiple bank groups. Each of multiple bank groups comprises a subset of many memory banks and an appropriate dedicated access port. Besides, the integrated circuit comprises a switchboard connected between multiple memory interrogators and the super memory cell. The switchboard is made as capable of, as a reaction to a memory request from the side of one specific interrogator from multiple memory interrogators, connecting a route of data transfer between this specific memory interrogator and a dedicated port of access of the specific one of bank groups, to which the memory request is addressed.

EFFECT: provision of connection of a transfer route of multiple memory interrogators, so that a specific memory interrogator and a dedicated port of access of one specific bank group, to which a memory request is addressed, are connected.

19 cl, 7 dwg

Similar patents RU2481652C1

Title Year Author Number
DISPLAY OF IMBEDDED ADDRESS OF ECC 2014
  • Fogt Pit D.
RU2644529C2
MEMORY ACCESS TIME MANAGEMENT 2014
  • Roer Ml. Robert Dzh.
  • Fanning Blez
  • Ooj Eng Khun
RU2618938C2
METHOD AND APPARATUS FOR ENABLING IDENTIFIER BASED STREAMS OVER PCI EXPRESS BUS 2010
  • Sajnkhel Abkhishek
  • Khehrrimen Dehvid
RU2509348C2
TRANSLATION OF INPUT/OUTPUT ADDRESSES TO MEMORY ADDRESSES 2010
  • Dejvid Kraddok
  • Tomas Gregg
  • Dan Grejner
  • Ehrik Norman Lejs
RU2547705C2
CACHING APPARATUS, METHOD AND SYSTEM 2008
  • Uagkh Makhesh
  • Ajanovich Zhasmin
RU2483347C2
PARALLEL MERGESORTING 2014
  • Bekhera Makhesh Kumar
  • Ramamurtkhi Prasanna Venkatesh
  • Volski Antoni
RU2667385C2
LATE LOCK ACQUIRE MECHANISM FOR HARDWARE LOCK ELISION (HLE) 2008
  • Akkari Khaitam
  • Radzhvar Ravi
  • Srinivasan Srikant T.
RU2501071C2
UPGRADED NETWORK STATISTIC PROCESSING DEVICE 2005
  • Sabri Charli
  • Khehjns Gordon
  • Dzhonson Robert Dzhon
RU2346399C2
METHOD AND APPARATUS FOR ENABLING IDENTIFIER BASED STREAMS OVER PCI EXPRESS BUS 2010
  • Sajnkhel Abkhishek
  • Khehrrimen Dehvid
RU2559727C2
MEMORY CONTROL 2014
  • Roer Ml. Robert Dzh.
RU2643499C2

RU 2 481 652 C1

Authors

Shiu Shinie

Lilli Brajan P.

Dates

2013-05-10Published

2010-02-12Filed