FIELD: processor units; shared cache structure support. SUBSTANCE: computer system has main memory, processor unit, and at least one cache memory. Method showing operation of this system is given in description of invention. EFFECT: provision for using single cache for timing and non-timing commands. 24 cl, 20 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| CACHING APPARATUS, METHOD AND SYSTEM | 2008 |
|
RU2483347C2 |
| DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT | 2014 |
|
RU2598594C2 |
| SYSTEM AND METHOD FOR PRELIMINARY SELECTION OF DATA IN CASH-MEMORY, BASED ON FAILURES INTERVAL | 2001 |
|
RU2260838C2 |
| MEMORY ACCESS TIME MANAGEMENT | 2014 |
|
RU2618938C2 |
| DISPLAY OF IMBEDDED ADDRESS OF ECC | 2014 |
|
RU2644529C2 |
| METHOD FOR CLASSIFICATION OF EVENTS DETECTION USING IDENTIFIER OF STREAM AND STREAM PRIVILEGES LEVEL | 2001 |
|
RU2268483C2 |
| MODULE FOR COPROCESSOR CACHE | 2011 |
|
RU2586589C2 |
| APPARATUS, METHOD AND SYSTEM FOR MANAGING MATRICES | 2010 |
|
RU2491616C2 |
| SYSTEM COHERENT CACHE WITH POSSIBILITY OF FRAGMENTATION/ DEFRAGMENTATION | 2013 |
|
RU2635255C2 |
| PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS | 2014 |
|
RU2620930C1 |
