FIELD: physics, computer engineering.
SUBSTANCE: invention relates to information and computer engineering equipment and can be used to create arithmetic logic units for designing high-speed and efficient digital devices for summation and subtraction of numbers in a binary number system in direct codes. The device has a number input unit, a comparator unit, an adder unit, a larger number register unit, a summation-subtraction unit, a smaller number register unit, a result register unit and a control unit.
EFFECT: faster operation of the device and lower hardware costs.
12 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| PARALLEL SUBTRACTOR-ADDER ON NEURONS | 2003 |
|
RU2246752C1 |
| FORWARD HIGH-ORDER-POSITION ADDERSUBSTRACTOR BUILT AROUND NEURONS | 2002 |
|
RU2205444C1 |
| PARALLEL-SERIES ADDER-SUBTRACTOR BY HIGHER POSITIONS FORWARD ON NEURONS | 2019 |
|
RU2708501C1 |
| PARALLEL ADDER-SUBTRACTOR BASED ON NEURON-LIKE ELEMENTS | 2023 |
|
RU2805774C1 |
| ARITHMETIC COMPUTING DEVICE | 2004 |
|
RU2292580C2 |
| DIVIDER BASED ON NEURONS | 2003 |
|
RU2249846C1 |
| DEVICE FOR BIT-BY-BIT COMPUTING OF LOGIC AND ARITHMETIC OPERATIONS | 2020 |
|
RU2739343C1 |
| PARALLEL ADDER-SUBTRACTOR ON NEURAL LOGIC ELEMENTS | 2020 |
|
RU2780299C2 |
| COMPUTING PUBLIC EVOLUTIONARY ASYNCHRONOUS MODULAR SYSTEM | 2009 |
|
RU2453910C2 |
| DEVICE FOR DIVIDING NUMBERS | 0 |
|
SU1119006A1 |
