FIELD: physics.
SUBSTANCE: each decimal digit of the device comprises four binary bits, each comprising one RS flip-flop, three AND logic elements, two OR logic elements, three NOT logic elements, each decimal digit further includes three AND logic elements, four data inputs, a first unit subtraction pulse input, an output for borrowing units from higher tetrads. The first decimal digit further includes two AND elements and one NOT element.
EFFECT: shorter time for generating a subtraction pulse and a borrow pulse when designing a circuit for determining zero settings of flip-flops of all tetrads.
2 cl, 1 dwg
Title | Year | Author | Number |
---|---|---|---|
PULSE COUNTING METHOD AND DEVICE | 2013 |
|
RU2538949C1 |
PULSE COUNTER | 2014 |
|
RU2551414C1 |
METHOD AND DEVICE FOR ADDING AND SUBTRACTING BINARY DECIMAL CODE | 2008 |
|
RU2389064C1 |
BINARY CODED DECIMAL SUMMATION METHOD AND DEVICE | 2007 |
|
RU2402803C2 |
METHOD AND DEVICE FOR ADDING BINARY CODES | 2008 |
|
RU2388041C2 |
METHOD AND DEVICE FOR SUBTRACTING BINARY CODES | 2010 |
|
RU2410746C1 |
PULSE COUNTER (SI) | 2015 |
|
RU2579524C1 |
PULSE COUNTER | 2010 |
|
RU2419200C1 |
METHOD AND DEVICE FOR BINARY-CODED DECIMAL MULTIPLICATION | 2008 |
|
RU2386998C1 |
SHIFT REGISTER | 2014 |
|
RU2566946C1 |
Authors
Dates
2015-02-10—Published
2014-05-13—Filed