FIELD: information technology.
SUBSTANCE: device contains in each decimal position two Rs flip flops (1, 2), AND logical elements (3-33, 48), OR logical elements (34-47), logic inverters (49-53), addition matrix 54, single-bit three-input adder 55 and four control inputs (56-59).
EFFECT: faster operation with minimal expenses on equipment.
1 dwg, 3 tbl
Title | Year | Author | Number |
---|---|---|---|
BINARY CODED DECIMAL SUMMATION METHOD AND DEVICE | 2007 |
|
RU2402803C2 |
METHOD AND DEVICE FOR ADDING BINARY CODES | 2008 |
|
RU2388041C2 |
METHOD AND APPARATUS FOR SUBTRACTING UNITS | 2014 |
|
RU2540787C1 |
METHOD AND DEVICE FOR SUBTRACTING BINARY CODES | 2010 |
|
RU2410746C1 |
PULSE COUNTING METHOD AND DEVICE | 2013 |
|
RU2538949C1 |
BINARY-CODED DECIMAL SUMMATION METHOD AND DEVICE | 2008 |
|
RU2395833C2 |
PULSE COUNTER | 2010 |
|
RU2419200C1 |
METHOD AND DEVICE FOR BINARY-CODED DECIMAL MULTIPLICATION | 2008 |
|
RU2386998C1 |
COMBINATIVE ACCUMULATING ADDER | 2005 |
|
RU2292073C1 |
PULSE COUNTER | 2014 |
|
RU2551414C1 |
Authors
Dates
2010-05-10—Published
2008-12-17—Filed