2 BY 4 DECODER Russian patent published in 2015 - IPC H03M7/00 

Abstract RU 2559705 C1

FIELD: radio engineering, communication.

SUBSTANCE: first logic input of the device is connected to the input of a third current mirror, the second logic input of the device is connected to the input of the first current mirror, the first current output of the first current mirror is connected to the combined emitters of the second and fifth output transistors and through an auxiliary reference current source to a second power supply bus, the second current output of the first current mirror is connected to the combined emitters of the first and fourth output transistors and to the first current output of the third current mirror, the collector of the second output transistor is connected to the input of the second current mirror, the current output of which is connected to the combined emitters of the third and sixth output transistors and to the second current output of the third current mirror, wherein the collector of the fifth output transistor is connected to the second power supply bus.

EFFECT: high operating speed of information conversion devices using the disclosed decoder.

4 cl, 5 dwg

Similar patents RU2559705C1

Title Year Author Number
RS FLIP-FLOP 2015
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2604682C1
k MODULO MULTIPLE-VALUED ADDER 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2546082C1
MULTIVALUED MODULUS k ADDER 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2546078C1
MULTI-VALUED LOGICAL GATE OF REVERSE END-AROUND SHIFT 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2553071C1
CURRENT THRESHOLD ELEMENT "MODULO THREE ADDER" 2020
  • Butyrlagin Nikolaj Vladimirovich
  • Yugaj Vladislav Yakovlevich
  • Prokopenko Nikolaj Nikolaevich
  • Bugakova Anna Vitalevna
RU2725165C1
CURRENT THRESHOLD PARALLEL TERNARY COMPARATOR 2020
  • Butyrlagin Nikolaj Vladimirovich
  • Yugaj Vladislav Yakovlevich
  • Prokopenko Nikolaj Nikolaevich
RU2723672C1
BINARY CURRENT THRESHOLD RS-TRIGGER 2018
  • Butyrlagin Nikolaj Vladimirovich
  • Chernov Nikolaj Ivanovich
  • Prokopenko Nikolaj Nikolaevich
  • Yugaj Vladislav Yakovlevich
RU2695979C1
LOGIC ELEMENT FOR EQUALITY COMPARISON OF TWO MULTI-VALUE VARIABLES 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2549142C1
k-VALUE LOGIC ELEMENT "MAXIMUM" 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2568385C1
K-DIGIT LOGICAL "MAXIMUM" ELEMENT 2014
  • Prokopenko Nikolaj Nikolaevich
  • Chernov Nikolaj Ivanovich
  • Jugaj Vladislav Jakovlevich
  • Butyrlagin Nikolaj Vladimirovich
RU2549144C1

RU 2 559 705 C1

Authors

Prokopenko Nikolaj Nikolaevich

Chernov Nikolaj Ivanovich

Dvornikov Oleg Vladimirovich

Jugaj Vladislav Jakovlevich

Dates

2015-08-10Published

2014-07-22Filed