FIELD: electrical engineering.
SUBSTANCE: proposed adder comprises the components that follow. Device first and second current inputs (1) and (2), current input (3), first and second output transistors with combined bases (4) and (5), shift voltage first source (6), third and fourth output transistors (7) and (8), shift voltage third source (9), first, second and third current mirrors (11-13), power supply first bus (14), fourth, fifth and sixth current mirrors (15-17), power supply second bus (18), first and second current outputs (19) and (20), first and second current outputs (21) and (22), first and second extra output transistors (23) and (24), first extra reference current source (25), first extra current mirror (26), third and fourth output transistors (27) and (28), second extra reference current source (29).
EFFECT: faster response of data converters.
4 dwg
Title | Year | Author | Number |
---|---|---|---|
k MODULO MULTIPLE-VALUED ADDER | 2014 |
|
RU2546082C1 |
MULTI-VALUED LOGICAL GATE OF REVERSE END-AROUND SHIFT | 2014 |
|
RU2553071C1 |
CURRENT THRESHOLD ELEMENT "MODULO THREE ADDER" | 2020 |
|
RU2725165C1 |
CURRENT THRESHOLD LOGICAL ELEMENT "NONEQUIVALENT" | 2018 |
|
RU2701108C1 |
CURRENT THRESHOLD ELEMENT "INEQUALITY" | 2018 |
|
RU2692573C1 |
CURRENT THRESHOLD ELEMENT “MODULAR THREE SUBTRACTOR” | 2022 |
|
RU2786945C1 |
RS FLIP-FLOP | 2015 |
|
RU2604682C1 |
2 BY 4 DECODER | 2014 |
|
RU2559705C1 |
CURRENT THRESHOLD LOGIC ELEMENT OF CYCLIC DIRECT SHIFT | 2018 |
|
RU2693639C1 |
CURRENT THRESHOLD PARALLEL TERNARY COMPARATOR | 2020 |
|
RU2723672C1 |
Authors
Dates
2015-04-10—Published
2014-04-23—Filed