INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS Russian patent published in 2018 - IPC G06F9/38 

Abstract RU 2663362 C1

FIELD: information technology.

SUBSTANCE: group of inventions relates to logic processing schemes and can be used to perform logical, mathematical functional operations. In the method, the processor contains a logic circuit for executing the instruction flow with a changed order. Above instruction flow is divided into a plurality of threads and their instructions and instructions in the streams are ordered in accordance with the program order (PO). Above processor further comprises a logic circuit for identifying the oldest, unsent instruction in the instruction stream and writing its corresponding PO value as a pointer to the executed instruction, to identify the most recently stored save instruction in the instruction stream and to write its corresponding PO value as a pointer to commit the search pointer saving instructions with a PO value smaller than the instruction executed, to identify the first set of save instructions in the save instruction buffer with PO values less than the search pointer, and suitable for fixing, to evaluate whether the first set of save instructions is larger than the number of read ports of the save instruction buffer, and to adjust the search pointer.

EFFECT: increased bandwidth and improved performance.

20 cl, 34 dwg

Similar patents RU2663362C1

Title Year Author Number
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING 2013
  • Kozarev Nikolaj
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Butuzov Aleksandr
  • Babayan Boris A.
  • Kluchnikov Andrej
RU2644528C2
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS 2014
  • Espasa Rokher
  • Sole Gilem
  • Fernandes Manel
RU2656730C2
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1
LOADING/MOVING AND COPYING COMMANDS FOR PROCESSOR 2002
  • Russel' Patris
RU2292581C2
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING 2014
  • Gertson Gideon
  • Stark Dzhared V.
  • Diskin Gal
RU2628163C2
METHOD AND DEVICE FOR PARALLEL CONJUNCTION OF DATA WITH SHIFT TO THE RIGHT 2002
  • Sebot Dzhul'En
  • Mejsi Vil'Jam, Ml.
  • Debes Ehrik
  • Ngujen Kh'Jui
RU2273044C2
SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING 2014
  • Patel Bajdzhu V.
  • Li Syaonin
  • Envin Kh.P.
  • Mellik Asit K.
  • Nejdzher Gilbert
  • Krosslend Dzhejms B.
  • Opfermen Toubi
  • Kkhare Atul A.
  • Brendt Dzhejson V.
  • Kouk Dzhejms S.
  • Vajda Brajan L.
RU2629442C2
USING REGISTER RENAMING SYSTEMS TO FORWARD INTERMEDIATE RESULTS BETWEEN CONSTITUENT INSTRUCTIONS AND EXPANDED INSTRUCTION 2008
  • Makilvejn Majkl Skott
  • Diffenderfer Dzhejms Norris
  • N'Junamejker Natan Sam'Juehl
  • Sartorius Tomas Ehndrju
  • Smit Rodni Uehjn
RU2431887C2

RU 2 663 362 C1

Authors

Lechenko, Anton

Efimov, Andrey

Shishlov, Sergey Y

Kluchnikov, Andrey

Garifullin, Kamil

Burovenko, Igor

Babayan, Boris A.

Dates

2018-08-03Published

2014-03-27Filed