FIELD: computer engineering.
SUBSTANCE: group of inventions relates to the field of computer technology and may be used for interrupt processing. Processor comprises at least one core, including a first core; and the interrupt delay logic for: reception of the first interrupt in the first time; delay for the first delay time, which starts at the first time, processing the first interrupt by the first core, while the first interrupt is in wait status, at the second time, when processing of the second interrupt by the first kernel begins; and if the first interrupt is in the idle state at the second time, designations for the first core, begin processing the first interrupt before the completion of the first delay time, in which the second interrupt is received periodically, and for each occurrence of the second interrupt received, the second interrupt must be processed by the first kernel without deliberate delay, and the interrupt delay logic should designate for the first kernel to start processing additional interrupts in the idle state until the appropriate delay is completed and the kernel remains in the active state.
EFFECT: technical result is a reduction in the energy consumption of the processor.
19 cl, 8 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD, DEVICE AND SYSTEM TO REDUCE DOWN TIME FOR ROOT PORT AND ENDPOINT INTEGRATED INTO THE ROOT PORT TO RESUME OPERATION | 2014 |
|
RU2586022C2 |
METHOD, DEVICE AND SYSTEM OF WORK RESTART TIME REDUCING FOR ROOT PORTS AND END POINTS INTEGRATED INTO ROOT PORTS | 2014 |
|
RU2645596C1 |
MEMORY CONTROL FOR HIGH-SPEED CONTROL OF ACCESS TO ENVIRONMENT | 2007 |
|
RU2419226C2 |
MEMORY MANAGEMENT FOR HIGH-SPEED MEDIUM ACCESS CONTROL | 2007 |
|
RU2491737C2 |
METHOD AND APPARATUS FOR IMPROVED LOCKING PASSAGE TECHNOLOGIES | 2014 |
|
RU2595925C2 |
METHOD, SYSTEM AND DEVICE TO DETERMINE ACTIVITY OF PROCESSOR CORE AND CASHING AGENT | 2008 |
|
RU2465631C2 |
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION | 2013 |
|
RU2579140C1 |
METHOD, APPARATUS AND SYSTEM FOR PRELIMINARY DISTRIBUTED PROCESSING OF SENSOR DATA AND CONTROL OF IMAGE AREAS | 2013 |
|
RU2595760C2 |
EFFICIENT INTERRUPTION ROUTING FOR MULTITHREADED PROCESSOR | 2015 |
|
RU2678513C2 |
PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION | 2013 |
|
RU2599971C2 |
Authors
Dates
2018-04-18—Published
2014-03-24—Filed