ADDRESS EXTENSION AND REDUCTION IN THE MULTI-THREAD COMPUTER SYSTEM Russian patent published in 2018 - IPC G06F9/38 G06F9/50 

Abstract RU 2661788 C2

FIELD: electronic equipment.

SUBSTANCE: group of inventions relates to the field of computer technology, and can be used in the supporting multiple flows computer systems. Computer system has configuration, comprising core, configured between the single thread (ST) mode and the multi thread (MT) mode, wherein the ST mode addresses the primary thread, and the MT mode addresses the primary thread, as well as one or more secondary threads on the shared core resources, and the multithreading means, configured to control the configuration use, and configured to gain access to the primary thread in the ST mode by the core address value, switching from the ST mode into the MT mode, and gaining access to the primary thread or to one or more secondary threads in the MT mode, at that, the multithreading means are configured to gain access to the primary thread or to one or more secondary threads in the MT mode by the expanded address value use, wherein the extended address value includes the core address value, combined into the chain with the thread address value.

EFFECT: increased productivity.

20 cl, 17 dwg, 1 tbl

Similar patents RU2661788C2

Title Year Author Number
DYNAMIC ACTIVATION OF MULTITHREADING 2015
  • Grejner Den
  • Farrell Mark
  • Osisek Dejmian Leo
  • Shmidt Donald Uillyam
  • Busaba Fadi Yusuf
  • Kubala Dzheffri Pol
  • Bredberi Dzhonatan Dejvid
  • Kheller Lajza Kranton
  • Slegel Timoti
RU2662403C2
THREAD CONTEXT RESTORATION IN MULTI-THREADING COMPUTER SYSTEM 2015
  • Grejner Den
  • Farrell Mark
  • Osisek Dejmian Leo
  • Shmidt Donald Uillyam
  • Busaba Fadi Yusuf
  • Kubala Dzheffri Pol
  • Bredberi Dzhonatan Dejvid
  • Kheller Lajza Kranton
  • Slegel Timoti
RU2670909C9
CONTROL AREA FOR ADMINISTRATION OF MULTIPLE THREADS IN COMPUTER 2015
  • Kheller Lajza Kranton
  • Bredberi Dzhonatan Dejvid
  • Kubala Dzheffri Pol
  • Farrell Mark
  • Osisek Dejmian Leo
  • Grejner Den
  • Slegel Timoti
  • Busaba Fadi Yusuf
  • Shmidt Donald Uillyam
RU2662695C2
START VIRTUAL EXECUTION INSTRUCTION FOR DISPATCHING MULTIPLE THREADS IN COMPUTER 2015
  • Kheller Lajza Kranton
  • Kubala Dzheffri Pol
  • Busaba Fadi Yusuf
  • Bredberi Dzhonatan Dejvid
  • Farrell Mark
  • Osisek Dejmian Leo
  • Grejner Den
  • Slegel Timoti
  • Shmidt Donald Uillyam
  • Gejni Charlz
  • Dzhakobi Kristian
RU2667791C2
DISPATCHING MULTIPLE THREADS IN COMPUTER 2015
  • Kheller Lajza Kranton
  • Busaba Fadi Yusuf
  • Farrell Mark
RU2666249C2
COMMON BOOT SEQUENCE FOR CONTROL UTILITY ABLE TO BE INITIALISED IN MULTIPLE ARCHITECTURES 2015
  • Gshvind Mikhael Karl
RU2665238C2
ARCHITECTURAL MODE CONFIGURATION IN COMPUTING SYSTEM 2015
  • Gshvind Mikhael Karl
RU2664413C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2
USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS 2014
  • Skarlata Vinsent R.
  • Dzhonson Sajmon P.
  • Beker Vladimir
  • Uolker Dzhess
  • Sentoni Emi L.
  • Anati Ittaj
  • Makaram Ragkhunandan
  • Makkin Frensis Ks.
  • Rozas Karlos V.
  • Savagaonkar Udaj R.
RU2599340C2
PROCESSING ADMINISTRATION RELATED TO SELECTED ARCHITECTURAL FUNCTIONS 2015
  • Gshvind Mikhael Karl
  • Gejni Charlz
RU2665243C2

RU 2 661 788 C2

Authors

Grejner Den

Farrell Mark

Osisek Dejmian Leo

Shmidt Donald Uillyam

Busaba Fadi Yusuf

Kubala Dzheffri Pol

Bredberi Dzhonatan Dejvid

Kheller Lajza Kranton

Slegel Timoti

Dates

2018-07-19Published

2015-03-16Filed