FIELD: computing; counting.
SUBSTANCE: invention relates to a computer system and a computer-implemented method for thread context restoration in a configuration. System comprises a configuration comprising a core configurable between a single thread (ST) mode and a multithreading (MT) mode, the ST mode addressing a primary thread and the MT mode addressing the primary thread and one or more secondary threads on shared resources of the core, and a multithreading facility configured to control utilisation of the configuration to perform a method comprising disabling the one or more secondary threads , based on switching from the MT mode to the ST mode in response to a reset or disabling the configuration, querying, during execution in ST mode, a last-specified maximum MT level to determine a last-specified program-specified maximum thread ID of the configuration, and obtaining the thread context of the one or more secondary threads by executing a set MT instruction to resume the MT mode and accessing the thread context of the one or more secondary threads based on being in the resumed MT mode.
EFFECT: technical result is to provide support for multi-thread data processing.
15 cl, 17 dwg, 1 tbl
Title | Year | Author | Number |
---|---|---|---|
ADDRESS EXTENSION AND REDUCTION IN THE MULTI-THREAD COMPUTER SYSTEM | 2015 |
|
RU2661788C2 |
DYNAMIC ACTIVATION OF MULTITHREADING | 2015 |
|
RU2662403C2 |
CONTROL AREA FOR ADMINISTRATION OF MULTIPLE THREADS IN COMPUTER | 2015 |
|
RU2662695C2 |
START VIRTUAL EXECUTION INSTRUCTION FOR DISPATCHING MULTIPLE THREADS IN COMPUTER | 2015 |
|
RU2667791C2 |
DISPATCHING MULTIPLE THREADS IN COMPUTER | 2015 |
|
RU2666249C2 |
COMMON BOOT SEQUENCE FOR CONTROL UTILITY ABLE TO BE INITIALISED IN MULTIPLE ARCHITECTURES | 2015 |
|
RU2665238C2 |
ARCHITECTURAL MODE CONFIGURATION IN COMPUTING SYSTEM | 2015 |
|
RU2664413C2 |
CONTROLLING EXECUTION OF THREADS IN MULTI-THREADED PROCESSOR | 2015 |
|
RU2680737C2 |
PROCESSING ADMINISTRATION RELATED TO SELECTED ARCHITECTURAL FUNCTIONS | 2015 |
|
RU2665243C2 |
TRANSLATION OF INPUT/OUTPUT ADDRESSES TO MEMORY ADDRESSES | 2010 |
|
RU2547705C2 |
Authors
Dates
2018-10-25—Published
2015-03-16—Filed