FIELD: computer engineering.
SUBSTANCE: invention relates to computer engineering for processing digital data. Technical result is achieved by determining number of fragment, having minimum value of cardinalities of operators sets, including the time tier operator in the fragment and calculating the fragmentation complexity for the current fragment; calculating total complexity of task fragmentation; clustering fragments; evaluating the current state of the resource of the processors with cache memory and the communication network; setting a one-to-one correspondence between clusters of fragments and a subset of currently free processors with cache memory of computing nodes; evaluation of a specific type of processors with cache memory; generating a plurality of fragments for superscalar processors and super-long command line processors; evaluation of a specific type of communication network topology; estimating maximum time spent on messaging; development of text specifications of threads of parallel program with time parameterization, taking into account the time of transmitting/receiving data into the transmitting and receiving side buffers, and adding built-in time synchronization means to the code for each processor with cache memory of computing nodes; evaluation of correctness of results of development of parallel programs with time parameterisation; compiling the generated parallel code with time parameterisation.
EFFECT: high efficiency of digital information processing (reduced time for solving a problem) of a computer system.
1 cl, 2 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR DISTRIBUTING DATA OVER MEMORY LEVELS OF A COMPUTING SYSTEM WITH MULTI-LEVEL SHARED MEMORY | 2022 |
|
RU2802777C1 |
METHOD FOR TIME SYNCHRONIZATION OF OPERATION OF RECONFIGURABLE ARCHITECTURE COMPUTER SYSTEM | 2023 |
|
RU2820034C1 |
METHOD FOR AUTOMATIC CREATION OF A PARALLEL PROGRAM WITH TEMPORAL PARAMETERIZATION OF MULTIPROCESSOR COMPUTING SYSTEMS WITH THE SAME MEMORY ACCESS | 2022 |
|
RU2786347C1 |
METHOD OF DISTRIBUTING DATA ON MONOFUNCTIONAL UNITS OF PROCESSORS OF COMPUTER SYSTEM WITH DATA FLOW CONTROL | 2024 |
|
RU2820032C1 |
MEMORY MANAGEMENT FOR HIGH-SPEED MEDIUM ACCESS CONTROL | 2007 |
|
RU2491737C2 |
MEMORY CONTROL FOR HIGH-SPEED CONTROL OF ACCESS TO ENVIRONMENT | 2007 |
|
RU2419226C2 |
METHOD OF UPLOADED NETWORK STACK CONNECTION TIMING AND TRANSFER TO NETWORK STACK | 2003 |
|
RU2336652C2 |
METHOD OF DISTRIBUTING DATA ON MULTIFUNCTIONAL PROCESSOR UNITS WITH VERY LONG COMMAND LINE | 2024 |
|
RU2818498C1 |
METHOD OF DISTRIBUTING DATA ON MONOFUNCTIONAL PROCESSOR UNITS WITH DATA FLOW CONTROL | 2024 |
|
RU2818497C1 |
CONVERTING MESSAGE-INITIATED INTERRUPTION INTO INPUT/OUTPUT ADAPTER-GENERATED EVENT NOTIFICATION | 2010 |
|
RU2546561C2 |
Authors
Dates
2024-03-12—Published
2022-12-27—Filed