FIELD: physics.
SUBSTANCE: invention relates to computer engineering. Method of executing programs by a processor using a table of addresses of speculation according to data includes a computing system comprising a processor with a VLIW architecture, which implements a DAM or ALAT mechanism, supporting the execution of speculative reading operations with entering into the table of addresses of speculation by data, checking and normal readings, a compiler, which translates the program code to the processor, wherein when executing the program code, the processor for several read operations at a common address performs only one common speculative read operation and one common verification read operation, and storing data from the remaining readings for the compensating code is carried out without using speculative operations.
EFFECT: faster execution of the final machine code on architectures with a dynamic mechanism for breaking dependencies.
1 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
VLIW PROCESSOR WITH IMPROVED PERFORMANCE AT OPERAND UPDATE DELAY | 2023 |
|
RU2816092C1 |
METHOD FOR PIPELINE PROCESSING OF INSTRUCTIONS FOR COMPUTER WITH VLIW PROCESSOR AND OPTIMIZING COMPILER AND COMPUTER FOR IMPLEMENTING METHOD | 2024 |
|
RU2820021C1 |
PROVIDING SNOOP FILTERING ASSOCIATED WITH DATA BUFFER | 2013 |
|
RU2608000C2 |
TRANSACTION PROCESSING | 2013 |
|
RU2606878C2 |
MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR FLOWS | 2007 |
|
RU2427895C2 |
METHOD AND APPARATUS FOR IMPROVED LOCKING PASSAGE TECHNOLOGIES | 2014 |
|
RU2595925C2 |
OPTIMISING SOFTWARE TRANSACTIONAL MEMORY OPERATIONS | 2006 |
|
RU2433453C2 |
METHOD FOR AUTOMATIC PARALLELING OF PROGRAMS | 2009 |
|
RU2411569C2 |
VLIW PROCESSOR WITH ADDITIONAL PREPARATION PIPELINE AND TRANSITION PREDICTOR | 2024 |
|
RU2816094C1 |
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER | 2014 |
|
RU2636669C2 |
Authors
Dates
2024-03-19—Published
2023-01-20—Filed