MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR FLOWS Russian patent published in 2011 - IPC G06F15/16 G06F9/44 

Abstract RU 2427895 C2

FIELD: information technologies.

SUBSTANCE: in one of aspects the invention includes a system, which comprises the following: (a) multiple parallel processors in a single microchip; and (b) a computer memory installed in this microchip and available for each processor; besides, each processor is designed to handle minimum set of commands, which consists of seven commands, and moreover each of processors comprises local cache memories designed for each of at least three identified registers in a processor. In the other aspect the invention includes a system, which comprises the following: (a) multiple parallel processors in a single microchip; and (b) a computer memory installed in this microchip and available for each processor, besides, each processor is designed to handle a set of commands optimised for parallel processing at the level of flows.

EFFECT: acceleration of programme operation with application of a microprocessor optimised for flows.

20 cl, 14 dwg

Similar patents RU2427895C2

Title Year Author Number
MULTIPROCESSOR ARCHITECTURE OPTIMISED FOR TRAFFIC 2008
  • Fish Rassel Kh. Iii
RU2450339C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
LOADING/MOVING AND COPYING COMMANDS FOR PROCESSOR 2002
  • Russel' Patris
RU2292581C2
METHODS AND APPARATUS FOR EMULATING BRANCH PREDICTION BEHAVIOUR OF EXPLICIT SUBROUTINE CALL 2007
  • Diffenderfer Dzhejms Norris
  • Stempel Brajan
  • Sartorius Tomas Ehndrju
  • Smit Rodni Uehjn
RU2417407C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2
PROCESSOR, METHOD, SYSTEM AND EQUIPMENT FOR VECTOR INDEXED MEMORY ACCESS PLUS ARITHMETIC AND / OR LOGIC OPERATIONS 2014
  • Ermolaev Igor
  • Toll Bret L.
  • Velentajn Robert
  • San Adrian Khesus K.
  • Doshi Gautam B.
  • Chakraborti Prasendzhit
  • Malladi Rama K
RU2620930C1
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2
SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING 2014
  • Patel Bajdzhu V.
  • Li Syaonin
  • Envin Kh.P.
  • Mellik Asit K.
  • Nejdzher Gilbert
  • Krosslend Dzhejms B.
  • Opfermen Toubi
  • Kkhare Atul A.
  • Brendt Dzhejson V.
  • Kouk Dzhejms S.
  • Vajda Brajan L.
RU2629442C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT 2014
  • Dosi Khem
  • Radzhu Anand
RU2598594C2

RU 2 427 895 C2

Authors

Fish Rassel Kh. Iii

Dates

2011-08-27Published

2007-02-05Filed