FIELD: computer engineering. SUBSTANCE: device has data buffer 1, address selector 5, two programming parallel interface units 2.1 and 2.2, four bus shapers units 3.1, 3.2, 3.3, 3.4, two buffer elements units 4.1 and 4.2, two registers 8.1 and 8.2, two control word decoders 10.1 and 10.2, two NOT gates 7.1 and 7.2, writing signal generator 9, two control signal generators 6.1 and 6. 2. EFFECT: increased workload of interface units which use programmable parallel interfaces without imposing limitations on implementations of variety of protocols for information exchange between computer and given peripheral device. 4 dwg, 3 tbl
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR INTERFACE BETWEEN COMPUTER AND COMMUNICATION CHANNEL | 1992 |
|
RU2043652C1 |
DEVICE FOR MATING COMPUTER WITH COMMUNICATION CHANNEL | 1991 |
|
RU2011217C1 |
DEVICE FOR INTEGRATING COMPUTER WITH COMMUNICATION CHANNELS | 1990 |
|
RU2020565C1 |
BUBBLE STORAGE | 0 |
|
SU1451768A1 |
BACKBONE NETWORK INTERFACE | 1990 |
|
RU2017210C1 |
CONVERTER OF ANGLE OF TURN OF SHAFT TO CODE | 1991 |
|
RU2074514C1 |
DIGITAL SYSTEM FOR SPEED STABILIZATION | 1990 |
|
RU2047890C1 |
LINK-PORT SWITCH | 2009 |
|
RU2405196C1 |
BUFFER MEMORY CONTROL UNIT | 1990 |
|
RU2010317C1 |
MEMORY ADDRESSING DEVICE | 0 |
|
SU1561834A3 |
Authors
Dates
1995-07-09—Published
1992-07-03—Filed