FIELD: digital computer engineering. SUBSTANCE: device has instruction blocking unit which is located between memory unit and cash memory unit, multiple functional instruction processing units which operate in parallel. Instructions which are processed by these functional units are sent from cash memory unit. EFFECT: increased functional capabilities. 8 cl, 9 dwg
Title | Year | Author | Number |
---|---|---|---|
DIGITAL COMPUTER FOR CONCURRENT EXECUTION OF TWO AND MORE INSTRUCTIONS | 1991 |
|
RU2109333C1 |
TRANSFORMATION OF INSTRUCTION DISCRETE IDENTIFIERS INTO CONTINUOUS INSTRUCTION IDENTIFIERS | 2012 |
|
RU2568241C2 |
VECTOR TYPE COMMAND AT FIELD OF GALOIS MULTIPLICATION, ADDITION AND ACCUMULATION | 2014 |
|
RU2613726C2 |
NON-TRANSACTIONAL STORE INSTRUCTION | 2012 |
|
RU2568324C2 |
TRANSACTION DIAGNOSTIC BLOCK | 2012 |
|
RU2571397C2 |
COMMAND OF VECTOR CHECKSUM TYPE | 2013 |
|
RU2608663C1 |
DEVICE FOR OPTIMIZATION OF UNIVERSAL BUS ACCESS DURING DIRECT MEMORY ACCESS DATA TRANSMISSION | 1991 |
|
RU2110838C1 |
COMPARING AND REPLACING DYNAMIC ADDRESS TRANSLATION TABLE ENTRY | 2012 |
|
RU2550558C2 |
ARCHITECTURAL MODE CONFIGURATION IN COMPUTING SYSTEM | 2015 |
|
RU2664413C2 |
EXTENSION BOARD FOR COMPUTER SYSTEM | 1990 |
|
RU2009539C1 |
Authors
Dates
1998-05-20—Published
1991-04-03—Filed