CIRCUIT FOR PARALLEL PROCESSING OF AT LEAST TWO INSTRUCTIONS IN DIGITAL COMPUTER Russian patent published in 1998 - IPC

Abstract RU 2111531 C1

FIELD: digital computer engineering. SUBSTANCE: device has instruction blocking unit which is located between memory unit and cash memory unit, multiple functional instruction processing units which operate in parallel. Instructions which are processed by these functional units are sent from cash memory unit. EFFECT: increased functional capabilities. 8 cl, 9 dwg

Similar patents RU2111531C1

Title Year Author Number
DIGITAL COMPUTER FOR CONCURRENT EXECUTION OF TWO AND MORE INSTRUCTIONS 1991
  • Bartolom'Ju Blejner[Us]
  • Stomatis Vassiliadis[Us]
  • Richard Dzhejms Ajkhmejer[Us]
RU2109333C1
TRANSFORMATION OF INSTRUCTION DISCRETE IDENTIFIERS INTO CONTINUOUS INSTRUCTION IDENTIFIERS 2012
  • Majkl Karl Gshvind
RU2568241C2
VECTOR TYPE COMMAND AT FIELD OF GALOIS MULTIPLICATION, ADDITION AND ACCUMULATION 2014
  • Bredberi Dzhonatan Dejvid
RU2613726C2
NON-TRANSACTIONAL STORE INSTRUCTION 2012
  • Dan F. Grejner
  • Kristian Jakobi
  • Timoti Dzh. Slidzhl
RU2568324C2
TRANSACTION DIAGNOSTIC BLOCK 2012
  • Dan F. Grejner
  • Kristian Jakobi
  • Timoti Dzh. Slidzhl
  • Marsel' Mitran
RU2571397C2
COMMAND OF VECTOR CHECKSUM TYPE 2013
  • Bredberi Dzhonatan Dejvid
  • Shvarts Erik Mark
RU2608663C1
DEVICE FOR OPTIMIZATION OF UNIVERSAL BUS ACCESS DURING DIRECT MEMORY ACCESS DATA TRANSMISSION 1991
  • Dzhordzh Bogoslov Marenin[Us]
RU2110838C1
COMPARING AND REPLACING DYNAMIC ADDRESS TRANSLATION TABLE ENTRY 2012
  • Dan F. Grejner
  • Robert R. Rodzhers
  • Gustav Eh. Zittmann
RU2550558C2
ARCHITECTURAL MODE CONFIGURATION IN COMPUTING SYSTEM 2015
  • Gshvind Mikhael Karl
RU2664413C2
EXTENSION BOARD FOR COMPUTER SYSTEM 1990
  • A.B.Maknejll[Us]
  • T.Kh.N'Jusom[Us]
  • N.A.Osborn[Us]
  • E.M.Rejd[Us]
RU2009539C1

RU 2 111 531 C1

Authors

Bartolom'Ju Blejner[Us]

Stamatis Vassiliadis[Us]

Dates

1998-05-20Published

1991-04-03Filed