FIELD: physics, computer science.
SUBSTANCE: invention relates to the computer engineering and, particularly, to vector processing in a computer environment. The technical result is achieved by the processor getting machine instruction for execution, containing the opcode field, to provide the operation code, identifying the operation of the vector type at Galois field of multiplication, addition and accumulation, the first register field, that is used to designate the first register, containing the first operand, the second register field, used to designate the second register, containing the second operand, the third register field, used to designate the third register, having the third operand, the fourth register field, used to designate the fourth register, containing the fourth operand.
EFFECT: invention provides the efficiency increase of computing at Galois field.
20 cl, 32 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| COMMAND OF VECTOR CHECKSUM TYPE | 2013 |
|
RU2608663C1 |
| VECTOR FIND ELEMENT EQUAL INSTRUCTION | 2013 |
|
RU2585975C2 |
| VECTOR TYPE COMMAND FOR SEARCH LEVEL OF INADEQUATE ELEMENT | 2013 |
|
RU2598814C2 |
| DETERMINATION OF SYMBOL DATA GROUP LENGTH CONTAINING ENDING SYMBOL | 2013 |
|
RU2621000C2 |
| THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS | 2014 |
|
RU2656730C2 |
| METHOD OF EXECUTING MACHINE INSTRUCTION, COMPUTER SYSTEM AND MACHINE-READABLE MEDIUM FACILITATING CALCULATION OF DISTANCE FROM POSITION IN MAIN MEMORY TO MAIN MEMORY BLOCK BOUNDARY | 2012 |
|
RU2568920C2 |
| INSTRUCTION TO LOAD DATA UP TO SPECIFIED MEMORY BOUNDARY INDICATED BY SAID INSTRUCTION | 2012 |
|
RU2565496C2 |
| DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT | 2014 |
|
RU2598594C2 |
| MODULE FOR COPROCESSOR CACHE | 2011 |
|
RU2586589C2 |
| DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER | 2014 |
|
RU2636669C2 |
