INTERFACE FOR CONTROLLING PROCESSOR TEMPERATURE Russian patent published in 2006 - IPC G06F1/20 

Abstract RU 2274892 C2

FIELD: engineering of electronic components, in particular, engineering of interface for controlling processor temperature.

SUBSTANCE: in accordance to one realization variant, processor includes two-directional interface and output logical circuit for outputting first signal, showing internal high temperature on two-directional interface. Logical circuit for halting operation stops operations of processor in case if high internal temperature is shown, or if external signal is received on two-directional interface.

EFFECT: appropriate control in case of processor overheating and/or possible synchronization of halting of operation of several processors in case of overheating of one of them.

4 cl, 4 dwg

Similar patents RU2274892C2

Title Year Author Number
MULTIFUNCTIONAL COMPUTER SYSTEM FOR PROCESSING RADAR SIGNALS 2008
  • Rybakov Vladimir Jur'Evich
  • Andreev Nikolaj Aleksandrovich
  • Zhivotov Aleksandr Valentinovich
  • Kompaniets Jurij Igorevich
RU2399088C2
DEVICE FOR INTERFACING ON-LINE MEMORY WITH PERIPHERAL DEVICES 0
  • Veriga Margarita Andreevna
  • Ovsyannikov Valerij Ivanovich
  • Pogodaev Valerij Viktorovich
  • Shevchenko Taras Grigorevich
SU993237A1
MICROCOMPUTER AND METHOD OF ITS TESTING 2006
  • Jokota Toshikhiko
  • Namura Ken
  • Sugimoto Mitsuru
RU2374679C2
PIPELINE RECEIVER FOR CELL BASE STATION USING COMPRESSED EXTENDED SPECTRUM SIGNALS 1996
  • Dzheffri A. Levin
  • Dehvid E. Verner
  • Kennet D. Iston
RU2154913C2
OPERATION UNIT FOR ASSOCIATIVE MATRIX TRANSPUTER 1984
  • Stiven Gregori Morton[Us]
  • Dzhon Majkl Kotton[Gb]
RU2087031C1
REDUNDANT SYSTEM 1991
  • Rodin V.I.
  • Mikhajlov Ju.V.
RU2010315C1
COLD STANDBY COMPUTING SYSTEM 2021
  • Grishin Vyacheslav Yurevich
  • Dergachev Aleksandr Anatolevich
  • Kanner Mikhail Gennadevich
  • Kosarev Vadim Andreevich
  • Majboroda Sergej Vladimirovich
  • Osetrov Pavel Alekseevich
  • Dmitriev Viktor Sergeevich
  • Titov Aleksandr Petrovich
  • Sadovnikova Antonina Innokentevna
RU2771211C1
STANDARD ANALOGUE INTERFACE FOR MULTI-CORE PROCESSORS 2007
  • Mozak Kristofer
  • Gilbert Dzhefri
  • Srinivaza Ganapati
RU2417412C2
METHOD FOR SELECTIVELY STOPPING BUS DEVICES 2002
  • Souza Dzhozef G.
  • Kholan Doron Dzh.
  • Rehj Kennet D.
RU2304300C2
PARALLEL-MATCHED BUS SYSTEM 2001
  • Maldzhono Garri
  • Ilkbakhar Alper
  • Rodriges Pablo M.
RU2239230C2

RU 2 274 892 C2

Authors

Grin'E Robert

Inkli Benson

Shul'Tts Natan

Dates

2006-04-20Published

2003-03-06Filed