FIELD: information technology.
SUBSTANCE: processor has a plurality of processor cores for executing instructions, where each of the cores includes an allocated digital interface circuit. The processor further includes an analogue interface connected to processor cores through a digital interface circuit. The analogue interface can be used in moving data between the chip housing, which includes the core and intercomponent connection apparatus, such as a common bus which connects them. The method of moving the data stream describes operation of the multi-core processor.
EFFECT: high reliability of operation owing to connection of cores inside the housing with minimum effects on the architecture of the core and input/output frequency.
11 cl, 3 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| INTERFACE LOGIC FOR MULTI-CORE SYSTEM-ON-A-CHIP (SoC) | 2010 |
|
RU2470350C2 |
| COMPATIBILITY OF SINGLE-WIRE AND THREE-WIRE BUSES | 2005 |
|
RU2352980C2 |
| HYBRID MEMORY DEVICE | 2014 |
|
RU2627100C2 |
| DELAY-INSENSITIVE BUFFER FOR COMMUNICATION WITH ACKNOWLEDGEMENT | 2014 |
|
RU2598594C2 |
| INTELLIGENT ELECTRONIC DEVICES FOR SUBSTATION AUTOMATION SYSTEM AND METHOD FOR DESIGN AND CONTROL THEREOF | 2009 |
|
RU2504913C2 |
| METHOD AND DEVICE FOR ADJUSTMENT OF MULTI-NUCLEAR SYSTEM | 2007 |
|
RU2405192C2 |
| PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION | 2013 |
|
RU2599971C2 |
| PARALLEL-MATCHED BUS SYSTEM | 2001 |
|
RU2239230C2 |
| TELECOMMUNICATION ORGANIZER | 1997 |
|
RU2127448C1 |
| PHYSICAL LAYER OF HIGH-EFFICIENCY INTERCONNECTION | 2013 |
|
RU2579140C1 |
