FIELD: computer engineering.
SUBSTANCE: processor contains first logical means for preserving set of bit groups into non-adjacent groups of storage cells and second logical means for storing a copy of a set of non-adjacent bit groups. In accordance to method, set of bit groups is saved to set of non-adjacent storage cells and set of non-adjacent bit groups is copied into remaining groups of bit storage cells. System contains memory and processor for storing first bit group in first and second storage cell groups and for storing second bit group in third and fourth storage cells. Device contains execution module for storing bits [31-0] in positions [31-0] and [62-32], bits [95-64] in positions [95-64] and [127-96] of destination register bits.
EFFECT: possible use of single command for moving/loading, which provides for loading and following copying of series of bits of operand of source to register of destination.
4 cl, 5 dwg
Title |
Year |
Author |
Number |
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS |
2003 |
- Ehjbel Dzhejms K.
- Uolterz Derin K.
- Tajler Dzhonatan Dzh.
|
RU2263947C2 |
METHOD, DEVICE AND COMMAND FOR PERFORMING SIGN MULTIPLICATION OPERATION |
2003 |
- Mejsi Vill'Jam V. Ml.
- Ngujen Kh'Jui V.
|
RU2275677C2 |
METHOD AND DEVICE FOR PARALLEL CONJUNCTION OF DATA WITH SHIFT TO THE RIGHT |
2002 |
- Sebot Dzhul'En
- Mejsi Vil'Jam, Ml.
- Debes Ehrik
- Ngujen Kh'Jui
|
RU2273044C2 |
METHOD AND DEVICE FOR SHUFFLING DATA |
2004 |
- Mehjsi Uill'Jam Ml.
- Dibis Ehrik
- Russel' Patris
- Ngujen Khoj
|
RU2316808C2 |
INSTRUCTION AND LOGICAL SCHEME FOR SORTING AND LOADING OF SAVE INSTRUCTIONS |
2014 |
- Lechenko, Anton
- Efimov, Andrey
- Shishlov, Sergey Y
- Kluchnikov, Andrey
- Garifullin, Kamil
- Burovenko, Igor
- Babayan, Boris A.
|
RU2663362C1 |
MODULE FOR COPROCESSOR CACHE |
2011 |
|
RU2586589C2 |
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER |
2014 |
- Uld-Akhmed-Vall Elmustafa
- Velentajn Robert
|
RU2636669C2 |
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE |
2014 |
- Gopal Vindokh
- Fegkhali Vazhdi K.
|
RU2637463C2 |
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS |
2014 |
- Espasa Rokher
- Sole Gilem
- Fernandes Manel
|
RU2656730C2 |
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING |
2013 |
- Kozarev Nikolaj
- Shishlov Sergej I.
- Ier Dzhajesh
- Butuzov Aleksandr
- Babayan Boris A.
- Kluchnikov Andrej
|
RU2644528C2 |