FIELD: computer engineering.
SUBSTANCE: invention relates to computer engineering and can be used in designing self-synchronising flip-flop, register and computing devices, digital information processing systems. The technical outcome of the invention is achieved due to that, in a circuit which contains a bistable cell, data input, control input, true and complementary outputs and an indicator output, there is also an AND-OR-NOT element and an inverter.
EFFECT: provision for self-synchronisation of a single-state D flip-flop with single-phase coding of the data input, low active level of control signal and paraphrase coding of the data output.
5 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
SELF-SYNCHRONISING SINGLE-STAGE D FLIP-FLOP WITH HIGH ACTIVE LEVEL OF CONTROL SIGNAL | 2007 |
|
RU2362266C1 |
SELF-SYNCHRONISING TRIGGER WITH SINGLE-PHASE INFORMATION INPUT | 2008 |
|
RU2405246C2 |
SELF-SYNCHRONIZING DYNAMIC SINGLE-CYCLE D-FLIP-FLOP WITH ZERO SPACER | 2018 |
|
RU2693320C1 |
SELF-SYNCHRONIZING DYNAMIC SINGLE-CYCLE D-FLIP-FLOP WITH SINGLE SPACER | 2018 |
|
RU2693318C1 |
SELF-SYNCHRONISING TWO-CYCLE D FLIP-FLOP WITH LOW ACTIVE CONTROL SIGNAL LEVEL | 2007 |
|
RU2366080C2 |
SELF-SYNCHRONOUS DUPLE D FLIP-FLOP WITH HIGH ACTIVE LEVEL OF CONTROL SIGNAL | 2007 |
|
RU2365031C1 |
SELF-SYNCHRONISING D-FLIP-FLOP | 2007 |
|
RU2361359C1 |
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D FLIP-FLOP WITH A SINGLE SPACER | 2018 |
|
RU2693319C1 |
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D-FLIP-FLOP WITH ZERO SPACER | 2018 |
|
RU2693321C1 |
SINGLE-CYCLE SELF-CLOCKED RS FLIP-FLOP WITH PRESET | 2008 |
|
RU2390092C1 |
Authors
Dates
2009-07-20—Published
2007-11-12—Filed