SELF-SYNCHRONIZING DYNAMIC SINGLE-CYCLE D-FLIP-FLOP WITH ZERO SPACER Russian patent published in 2019 - IPC H03K3/00 

Abstract RU 2693320 C1

FIELD: computer equipment.

SUBSTANCE: invention relates to pulse and computer equipment and can be used in construction of self-synchronizing trigger, register and computing devices, digital information processing systems. Combined indicator output in self-synchronous single-cycle D-flip-flop with zero spacer is converted into serial indicator output (output with memory). This conversion is realized by introducing an additional element NOT between the combination part of the indicator element and its external output and introduction of two additional links. First connection provides connection of a combination indicator output to additional trigger inputs (bistable cell). Second link provides connection of the additional element NOT to additional inputs of the indicator element, which transfers it from the combination class to the serial class.

EFFECT: technical result consists in acceleration of interaction of D-flip-flop with source of its information input due to reduction of time, during which state of information input of D-flip-flop should not change after appearance of high level at its control input.

1 cl, 4 dwg

Similar patents RU2693320C1

Title Year Author Number
SELF-SYNCHRONIZING DYNAMIC SINGLE-CYCLE D-FLIP-FLOP WITH SINGLE SPACER 2018
  • Sokolov Igor Anatolevich
  • Zakharov Viktor Nikolaevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
RU2693318C1
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D FLIP-FLOP WITH A SINGLE SPACER 2018
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Khilko Dmitrij Vladimirovich
  • Dyachenko Denis Yurevich
  • Stepchenkov Dmitrij Yurevich
RU2693319C1
SHAPER OF PARAPHASE SIGNAL WITH LOW ACTIVE LEVEL OF CONTROL INPUT 2011
  • Stepchenkov Jurij Afanas'Evich
  • D'Jachenko Jurij Georgievich
  • Petrukhin Vladimir Sergeevich
  • Volchek Viktor Nikolaevich
  • Zelenov Roman Al'Bertovich
RU2475952C1
PARAPHASE SIGNAL GENERATOR WITH CONTROL INPUT HIGH ACTIVE LEVEL 2011
  • Stepchenkov Jurij Afanas'Evich
  • D'Jachenko Jurij Georgievich
  • Shnejder Aleksandr Jul'Evich
  • Prokof'Ev Aleksandr Aleksandrovich
  • Khil'Ko Dmitrij Vladimirovich
RU2469470C1
FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH A SINGLE SPACER 2019
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Dyachenko Denis Yurevich
  • Stepchenkov Dmitrij Yurevich
  • Shikunov Yurij Igorevich
RU2725781C1
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D-FLIP-FLOP WITH ZERO SPACER 2018
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Morozov Nikolaj Viktorovich
  • Orlov Georgij Aleksandrovich
RU2693321C1
FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH ZERO SPACER 2019
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Morozov Nikolaj Viktorovich
  • Orlov Georgij Aleksandrovich
  • Khilko Dmitrij Vladimirovich
RU2725780C1
SINGLE-CYCLE SELF-CLOCKED RS FLIP-FLOP WITH PRESET 2008
  • Stepchenkov Jurij Afanas'Evich
  • D'Jachenko Jurij Georgievich
  • Rozhdestvenskij Jurij Vladimirovich
  • Petrukhin Vladimir Sergeevich
RU2390092C1
PARAPHRASE SIGNAL FORMER WITH SINGLE SPACER 2019
  • Zatsarinnyj Aleksandr Alekseevich
  • Kozlov Sergej Vitalevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
RU2718220C1
PARAPHRASE SIGNAL FORMER WITH ZERO SPACER 2019
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Rozhdestvenskij Yurij Vladimirovich
  • Plekhanov Leonid Petrovich
RU2718221C1

RU 2 693 320 C1

Authors

Stepchenkov Yurij Afanasevich

Dyachenko Yurij Georgievich

Rozhdestvenskij Yurij Vladimirovich

Plekhanov Leonid Petrovich

Dates

2019-07-02Published

2018-11-21Filed