METHOD FOR ION ALLOYING OF p-n BARRIER AREAS OF SEMICONDUCTOR INSTRUMENTS AND INTEGRATED CIRCUITS WITH BORON Russian patent published in 2010 - IPC H01L21/265 

Abstract RU 2399115 C1

FIELD: electricity.

SUBSTANCE: method for ion alloying of p-n barrier areas in semiconductor instruments and integrated circuits with boron includes oxidation of silicon plates, etching-out of windows in masking layer of silicon oxide and ion alloying of p-n barrier areas with boron with further activation of boron admixtures. Specific features of method are as follows: a layer of silicon oxide is developed in etched windows. Then prior to ion alloying of p-n barrier areas with boron, silicon nitride is deposited not only onto oxidised surface of silicon plates, but also onto a layer of silicon oxide developed in etched windows, at the same time, value of total thickness of silicon oxide and silicon nitride in etched windows and value of alloying energy are in a certain ratio between each other.

EFFECT: improved electric characteristics of semiconductor instruments and integrated circuits.

1 dwg

Similar patents RU2399115C1

Title Year Author Number
METHOD OF CREATING ALLOYED REGIONS OF SEMICONDUCTING INSTRUMENTS AND INTEGRAL MICRO-CIRCUITS 1982
  • Golisov N.I.
  • Boldin V.N.
RU1083842C
METHOD OF MANUFACTURING THIN-WALLED SEMICONDUCTING DEVICES WITH SIDE DIELECTRIC INSULATION 1980
  • Chistjakov Ju.D.
  • Manzha N.M.
  • Kokin V.N.
  • Volkova O.V.
  • Kovalenko G.P.
  • Lukasevich M.I.
  • Sulimin A.D.
  • Samsonov N.S.
  • Patjukov S.I.
  • Volk Ch.P.
  • Shepetil'Nikova Z.V.
  • Shevchenko A.P.
  • Odinokov A.I.
SU880167A1
PROCESS OF MANUFACTURE OF INTEGRATED-CIRCUIT TRANSISTOR 1985
  • Manzha N.M.
  • Patjukov S.I.
  • Chistjakov Ju.D.
  • Manzha L.P.
SU1371445A1
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS 1983
  • Manzha N.M.
  • Kokin V.N.
  • Kazurov B.I.
  • Chistjakov Ju.D.
  • Patjukov S.I.
  • Shurchkov I.O.
SU1178269A1
METHOD FOR MANUFACTURING OF MOS INTEGRAL CIRCUITS 1995
  • Babaev Boris Aleksandrovich
  • Gureev Sergej Aleksandrovich
  • Derendjaev Vasilij Vasil'Evich
  • Zelentsov Aleksandr Vladimirovich
  • Sel'Kov Evgenij Stepanovich
  • Shchetinin Jurij Ivanovich
RU2105382C1
MIS IC MANUFACTURING PROCESS 2006
  • Zelentsov Aleksandr Vladimirovich
  • Povarnitsyna Zoja Mstislavovna
  • Sel'Kov Evgenij Stepanovich
  • Khodzhaev Valerij Dzhuraevich
  • Chernyj Anatolij Ivanovich
  • Jaromskij Valerij Petrovich
RU2308119C1
METHOD OF MANUFACTURING SEMICONDUCTING DEVICES WITH NEAR-WALL <P-N>-TRANSITIONS 1981
  • Manzha N.M.
  • Kokin V.N.
  • Chistjakov Ju.D.
  • Patjukov S.I.
SU1072666A1
PROCESS OF MANUFACTURE OF MIS INTEGRATED CIRCUITS 1995
  • Babaev Boris Aleksandrovich
  • Gureev Sergej Aleksandrovich
  • Derendjaev Vasilij Vasil'Evich
  • Zelentsov Aleksandr Vladimirovich
  • Sel'Kov Evgenij Stepanovich
  • Shchetinin Jurij Ivanovich
RU2099817C1
METHOD OF MANUFACTURING BIPOLAR TRANSISTORS 0
  • Krasnozhon A.I.
  • Sukhorukov N.I.
SU1010994A1
METHOD OF MAKING INTEGRATED CIRCUIT 0
  • Boldyrev V.P.
  • Gajduk I.N.
  • Malejko L.V.
  • Savotin Yu.I.
  • Stepanov V.P.
SU594838A1

RU 2 399 115 C1

Authors

Boldin Vjacheslav Nikolaevich

Bezrukov Aleksandr Vladimirovich

Barabanshchikov Vladimir Alekseevich

Dates

2010-09-10Published

2009-08-13Filed