FIELD: information technology.
SUBSTANCE: system contains a virtually tagged instruction cache; a means for address translation which responds to an address translation invalidate instruction; and a control logic circuit configured to invalidate not all entries in the virtually tagged instruction cache in response to the address translation invalidate instruction.
EFFECT: providing useful power, frequency and carrying capacity of instructions when using a virtually tagged instruction cache.
20 cl, 5 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| METHOD AND APPARATUS FOR ADDRESS TRANSLATION | 2008 |
|
RU2461870C2 |
| METHOD OF MODIFYING MEMORY ACCESS GRANTS IN SECURE PROCESSOR ENVIRONMENT | 2014 |
|
RU2602793C2 |
| COMPARING AND REPLACING DYNAMIC ADDRESS TRANSLATION TABLE ENTRY | 2012 |
|
RU2550558C2 |
| METHODS AND DEVICES FOR REDUCING SEARCH IN BRANCH TARGET ADDRESS CACHE | 2007 |
|
RU2419835C2 |
| METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION IN CONTENT ADDRESSABLE MEMORY | 2007 |
|
RU2414014C2 |
| EFFICIENT CONTROL OF MEMORY HIERARCHY | 2007 |
|
RU2397534C2 |
| PROCESSING ADMINISTRATION RELATED TO SELECTED ARCHITECTURAL FUNCTIONS | 2015 |
|
RU2665243C2 |
| USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
| APPARATUS, METHOD AND SYSTEM FOR MANAGING MATRICES | 2010 |
|
RU2491616C2 |
| VARIATION INDICATOR FOR REDUCING POWER CONSUMPTION DURING CACHE MISS | 2006 |
|
RU2390855C2 |
