FIELD: information technology.
SUBSTANCE: computing device has a microprocessor, random-access and read-only memory and a first gateway processor, connected to microprocessor buses, wherein the processor buses are connected to a second gateway processor and an arithmetical extension module whose control input is the input of the device, the interrupt input and output are respectively connected to the output and the input of the microprocessor, and the first and second frequency outputs are respectively connected to the inputs of the microprocessor and the inputs of the gateway processors, whose inputs/outputs are the inputs/outputs of the device.
EFFECT: higher efficiency of the computing device.
7 cl, 8 dwg
Title | Year | Author | Number |
---|---|---|---|
IMAGE PROCESSING SYSTEM | 2011 |
|
RU2452125C1 |
NEUROCOMPUTER | 2013 |
|
RU2553098C2 |
SELF-ORGANISING COMPUTER SYSTEM | 2011 |
|
RU2473113C1 |
DATA TRANSMISSION SYSTEM | 2011 |
|
RU2444052C1 |
DATA TRANSMISSION CONTROLLER | 2013 |
|
RU2514135C1 |
INERTIAL STRAPDOWN SYSTEM | 2013 |
|
RU2563333C2 |
HARDWARE AND SOFTWARE DEBUGGING SIMULATION SYSTEM | 2013 |
|
RU2516703C1 |
MODULAR COMPUTER SYSTEM | 2011 |
|
RU2474868C1 |
ASTRONAVIGATION SYSTEM | 2013 |
|
RU2548927C1 |
ADAPTIVE COMPUTER SYSTEM | 2011 |
|
RU2477882C2 |
Authors
Dates
2012-12-10—Published
2011-07-06—Filed