FIELD: information technology.
SUBSTANCE: apparatus consists of a global jump history shift register, a program counter register, a processor operating mode register, an XOR logic element, global prediction memory, two-bit prediction memory, a final prediction selection multiplexer, a process address space identifier register, process jump history memory, an XOR logic element, process local prediction memory, a process prediction control memory address register, process prediction control memory and an intermediate process prediction selection multiplexer.
EFFECT: high efficiency of the microprocessor due to high accuracy of predicting the direction of conditional jumps.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
PRESENTATION OF CYCLE TRANSITIONS IN TRANSITIONS PREHISTORY REGISTER USING MULTIPLE BITS | 2007 |
|
RU2447486C2 |
HYBRID MICROPROCESSOR | 2007 |
|
RU2359315C2 |
DATA PROCESSOR | 0 |
|
SU1631549A1 |
DEVICE FOR CONTROL OF MEMORY UNIT | 1993 |
|
RU2037874C1 |
MICROPROGRAMMING CONTROL UNIT | 0 |
|
SU1481759A1 |
SYSTEM FOR PROGRAM CONTROL OF MANUFACTURING EQUIPMENT | 2000 |
|
RU2189623C2 |
ALLOCATED STORAGE MULTICONTROLLER | 2014 |
|
RU2550555C1 |
TRANSLATION OF INPUT/OUTPUT ADDRESSES TO MEMORY ADDRESSES | 2010 |
|
RU2547705C2 |
RUNTIME DETERMINATION OF TRANSLATION FORMATS FOR ADAPTER FUNCTIONS | 2010 |
|
RU2556418C2 |
ENERGY EFFICIENT INSTRUCTION PRE-FETCHING MECHANISM | 2006 |
|
RU2375745C2 |
Authors
Dates
2014-01-10—Published
2012-07-20—Filed