FIELD: information technology.
SUBSTANCE: present invention relates to computer engineering and can be used in signal processing systems. The device contains an instruction buffer, memory control unit, second level cache memory, integral arithmetic-logic unit (ALU), floating point arithmetic unit and a system controller.
EFFECT: more functional capabilities of the device due to processing signals and images when working with floating point arithmetic.
4 cl, 4 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| HYBRID MICROPROCESSOR | 2014 |
|
RU2556364C1 |
| HYBRID FLOW MICROPROCESSOR | 2014 |
|
RU2584470C2 |
| VECTOR COMPUTING CORE | 2023 |
|
RU2819403C1 |
| METHOD OF FILLING CACHE MEMORY AND COMMANDS OUTPUT TO EXECUTE AND DEVICE FOR FILLING CACHE MEMORY AND COMMANDS OUTPUT TO EXECUTE | 2014 |
|
RU2592465C2 |
| INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION | 2007 |
|
RU2421796C2 |
| DEVICE TO PREDICT EXCEPTIONAL SITUATION "ACCURACY LOSS" OF "MULTIPLICATION WITH ACCUMULATION" OPERATION UNIT | 2012 |
|
RU2498392C1 |
| INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
| INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
| OPERATION UNIT FOR ASSOCIATIVE MATRIX TRANSPUTER | 1984 |
|
RU2087031C1 |
| MICROPROCESSOR CORE MEMORY SUBSYSTEM | 2011 |
|
RU2475822C1 |
