FIELD: electricity.
SUBSTANCE: device comprises the first group of D-triggers with quantity of k2n, where n is quantity of variables, k is quantity of calculated conjunctions, each consisting of k subgroups of 2n triggers, k≤2n, the second group of D-triggers with quantity of km, where m is quantity of computable logic functions, group k of conjunction units, group of m function-calculating units, counter, decoder. Units of conjunctions and functions computation are based on transmitting MOS transistors, inverters and wired logic.
EFFECT: reduction of costs for hardware used for implementation of logic system functions for large number of variables in disjunctive normal form.
3 dwg, 7 tbl
Title | Year | Author | Number |
---|---|---|---|
PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653301C1 |
PROGRAMMABLE LOGIC DEVICE | 2023 |
|
RU2811404C1 |
PROGRAMMABLE LOGIC DEVICE | 2012 |
|
RU2503993C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2602780C2 |
0 |
|
SU1777133A1 | |
PROGRAMMABLE LOGIC DEVICE | 2015 |
|
RU2601145C1 |
PROGRAMMABLE LOGICAL DEVICE | 2014 |
|
RU2573732C2 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2573758C2 |
PROGRAMMABLE GATE | 1997 |
|
RU2146840C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2547229C1 |
Authors
Dates
2015-03-20—Published
2014-05-22—Filed