FIELD: computer engineering, in particular, calculation of Boolean functions for failure-resistant systems. SUBSTANCE: goal of invention is achieved by introduced two-cycle calculation of logical functions using disjunction of results output by two intermediate functions. Device decreases time required for repeated programming and uses gates implementing Turing function. The gates keeps their functional completeness for single persistent errors at their inputs. EFFECT: increased speed of calculation upon failures, simplified diagnostics of calculation of Boolean functions. 2 cl, 4 dwg
Title | Year | Author | Number |
---|---|---|---|
PROGRAMMABLE LOGIC DEVICE | 2012 |
|
RU2503993C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2602780C2 |
PROGRAMMABLE LOGICAL DEVICE | 2014 |
|
RU2573732C2 |
DEVICE FOR CONTROL OF MEMORY UNIT | 1993 |
|
RU2037874C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2573758C2 |
PROGRAMMABLE LOGIC DEVICE | 2015 |
|
RU2601145C1 |
PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653301C1 |
PROGRAMMABLE LOGIC DEVICE | 2014 |
|
RU2544750C1 |
CELL OF STATIC RANDOM ACCESS MEMORY | 2014 |
|
RU2573226C2 |
DEVICE FOR INPUT OF DISCRETE SIGNALS INTO COMPUTER | 1990 |
|
RU2007751C1 |
Authors
Dates
2000-03-20—Published
1997-10-01—Filed