FIELD: information technology.
SUBSTANCE: hybrid microprocessor comprises a system controller, second-level cache, a memory control unit, an instruction buffer, an integer ALU and a floating point arithmetic unit. The microprocessor is further provided with an instruction redecoding unit and an architecture-dependent register control unit.
EFFECT: high efficiency of the microprocessor owing to use of additional instructions for controlling coprocessors, including flow coprocessors.
3 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| HYBRID FLOW MICROPROCESSOR | 2014 |
|
RU2584470C2 |
| HYBRID MICROPROCESSOR | 2007 |
|
RU2359315C2 |
| INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE | 2013 |
|
RU2662394C2 |
| INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING | 2013 |
|
RU2644528C2 |
| USE OF AUTHENTICATED MANIFESTS TO ENSURE EXTERNAL CERTIFICATION OF MULTIPROCESSOR PLATFORMS | 2014 |
|
RU2599340C2 |
| COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE | 2014 |
|
RU2637463C2 |
| SYSTEMS AND METHODS FOR PREVENTION OF UNAUTHORIZED STACK PIVOTING | 2014 |
|
RU2629442C2 |
| PROCESSING ADMINISTRATION RELATED TO SELECTED ARCHITECTURAL FUNCTIONS | 2015 |
|
RU2665243C2 |
| DEVICE FOR INTERFACING COMPUTER WITH TAPE FILE | 0 |
|
SU1667085A1 |
| DATA PROCESSING APPARATUS AND METHOD OF SWITCHING WORKLOAD BETWEEN FIRST AND SECOND PROCESSING CIRCUITRY | 2011 |
|
RU2520411C2 |
