SELF-TIMED PUSH-PULL TRIGGER WITH PARAPHASE INPUT AND OUTPUT SIGNALS WITH ZERO SPACER Russian patent published in 2025 - IPC H03K3/00 

Abstract RU 2835382 C1

FIELD: pulse equipment; computer engineering.

SUBSTANCE: disclosed is a self-timed push-pull trigger with zero-spacer input and output signals, comprising two OR-NOT elements, two OR-AND-NOT elements, an AND-OR-NOT element, direct and inverse component of paraphase information input with zero spacer, asynchronous reset input, paraphase data output and indicator output, wherein circuit includes third and fourth OR-NOT elements and trigger phase control input.

EFFECT: self-synchronization of trigger switching from one phase to the opposite one and possibility of using paraphase output of trigger with zero spacer by its combination environment for formation of paraphase input of trigger without violation of self-synchronization.

1 cl, 1 dwg

Similar patents RU2835382C1

Title Year Author Number
SELF-TIMED PUSH-PULL TRIGGER WITH PARAPHASE INPUT AND OUTPUT SIGNALS WITH SINGLE SPACER 2024
  • Kozlov Sergej Vitalevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Khilko Dmitrij Vladimirovich
  • Orlov Georgij Aleksandrovich
  • Stepchenkov Dmitrij Yurevich
RU2834690C1
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D FLIP-FLOP WITH A SINGLE SPACER 2018
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Khilko Dmitrij Vladimirovich
  • Dyachenko Denis Yurevich
  • Stepchenkov Dmitrij Yurevich
RU2693319C1
FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH A SINGLE SPACER 2019
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Dyachenko Denis Yurevich
  • Stepchenkov Dmitrij Yurevich
  • Shikunov Yurij Igorevich
RU2725781C1
SELF-TIMED SINGLE-BIT QUATERNARY ADDER WITH SINGLE SPACER AND INCREASED FAULT TOLERANCE 2023
  • Kozlov Sergej Vitalevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Dyachenko Denis Yurevich
  • Stepchenkov Dmitrij Yurevich
RU2808236C1
SELF-SYNCHRONIZING DYNAMIC TWO-STROKE D-FLIP-FLOP WITH ZERO SPACER 2018
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Morozov Nikolaj Viktorovich
  • Orlov Georgij Aleksandrovich
RU2693321C1
SELF-TIMED SINGLE-DIGIT TERNARY ADDER WITH SINGLE SPACER 2023
  • Zakharov Viktor Nikolaevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Dyachenko Denis Yurevich
  • Orlov Georgij Aleksandrovich
RU2808782C1
TWO-CYCLE SELF-CLOCKED RS FLIP-FLOP WITH PREST 2008
  • Stepchenkov Jurij Afanas'Evich
  • D'Jachenko Jurij Georgievich
  • Filin Adol'F Vasil'Evich
  • Morozov Nikolaj Viktorovich
RU2390923C1
SELF-SYNCHRONOUS SINGLE-CHARGE TERNARY ADDER 2017
  • Rozhdestvenskij Yurij Vladimirovich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
RU2666890C1
SELF-TIMED SINGLE-BIT TERNARY ADDER WITH ZERO SPACER AND INCREASED FAULT TOLERANCE 2023
  • Sokolov Igor Anatolevich
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Morozov Nikolaj Viktorovich
  • Stepchenkov Dmitrij Yurevich
RU2810631C1
PARAPHRASE SIGNAL FORMER WITH ZERO SPACER 2019
  • Stepchenkov Yurij Afanasevich
  • Dyachenko Yurij Georgievich
  • Rozhdestvenskij Yurij Vladimirovich
  • Plekhanov Leonid Petrovich
RU2718221C1

RU 2 835 382 C1

Authors

Zakharov Viktor Nikolaevich

Stepchenkov Yurij Afanasevich

Dyachenko Yurij Georgievich

Plekhanov Leonid Petrovich

Morozov Nikolaj Viktorovich

Dyachenko Denis Yurevich

Dates

2025-02-25Published

2024-09-13Filed