FIELD: data processing.
SUBSTANCE: invention is intended for construction of fault-tolerant self-synchronizing trigger, register and computing devices, digital information processing systems. In a trigger circuit comprising eight n-type CMOS transistors, eight p-type CMOS transistors, two paraphrase data inputs with a single spacer and two biphase information outputs, two OR-AND-NOR elements are introduced, hysteresis trigger and indicator output, paraphrase inputs and biphase outputs of RS trigger are connected to inputs of OR-AND-NOT elements, outputs of which are connected to inputs of hysteresis trigger, whose output is connected to indicator output of RS-trigger.
EFFECT: technical result consists in providing self-synchronized operation of trigger by implementation of indicatability of all its elements.
1 cl, 1 dwg
Title | Year | Author | Number |
---|---|---|---|
FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH ZERO SPACER | 2019 |
|
RU2725780C1 |
DEVICE OF FAULT-TOLERANT DISCHARGE OF SELF-SYNCHRONIZED STORAGE REGISTER | 2020 |
|
RU2733263C1 |
SELF-TIMED SINGLE-BIT QUATERNARY ADDER WITH SINGLE SPACER AND INCREASED FAULT TOLERANCE | 2023 |
|
RU2808236C1 |
SINGLE-CYCLE SELF-CLOCKED RS FLIP-FLOP WITH PRESET | 2008 |
|
RU2390092C1 |
SELF-TIMED SINGLE-DIGIT TERNARY ADDER WITH SINGLE SPACER | 2023 |
|
RU2808782C1 |
L-TRIGGER | 2007 |
|
RU2371842C2 |
SELF-SYNCHRONIZING DYNAMIC SINGLE-CYCLE D-FLIP-FLOP WITH SINGLE SPACER | 2018 |
|
RU2693318C1 |
SINGLE-PHASE SELF-SYNCHRONISING RS-TRIGGER WITH PRE-INSTALLATION AND CONTROL INPUT | 2008 |
|
RU2391772C2 |
PARAPHRASE SIGNAL FORMER WITH SINGLE SPACER | 2019 |
|
RU2718220C1 |
SELF-TIMED SINGLE-BIT TERNARY ADDER WITH ZERO SPACER AND INCREASED FAULT TOLERANCE | 2023 |
|
RU2810631C1 |
Authors
Dates
2020-07-06—Published
2019-12-20—Filed