FIELD: math.
SUBSTANCE: invention relates to a majority module. The majority module contains four majority elements, and the second input of the fourth majority element is connected to the output of the second majority element, and two EXCLUSIVE OR elements are additionally introduced into it, the i-th input of the j-th and the first, third inputs of the fourth majority elements are connected respectively with the i-th input of the j-th EXCLUSIVE OR element and the outputs of the third, first majority elements, the second input and output of the second EXCLUSIVE OR element are connected respectively to the output of the first EXCLUSIVE OR element and the second input of the third majority element, and the i-th input of the first, the first and the third inputs of the second EXCLUSIVE OR elements and the first, third inputs of the third majority element are connected respectively to the i-th, fourth, fifth and sixth, seventh inputs of the majority module, the output of which is the output of the fourth majority element.
EFFECT: simplified the scheme of the majority module.
1 cl, 2 tbl, 1 dwg
Title | Year | Author | Number |
---|---|---|---|
MAJORITY MODULE | 2021 |
|
RU2776922C1 |
MAJORITY MODULE | 2018 |
|
RU2700554C1 |
LOGIC MODULE | 2019 |
|
RU2718209C1 |
MAJORITY MODULE | 2019 |
|
RU2710877C1 |
MAJORITY MODULE | 2020 |
|
RU2757819C1 |
LOGIC CONVERTER | 2020 |
|
RU2758185C1 |
LOGIC MODULE | 2020 |
|
RU2758187C1 |
LOGIC MODULE | 2021 |
|
RU2776920C1 |
PARALLEL UNIT COUNTER | 2020 |
|
RU2760252C1 |
LOGIC CONVERTER | 2023 |
|
RU2803625C1 |
Authors
Dates
2021-04-27—Published
2019-12-06—Filed