FIELD: physics.
SUBSTANCE: invention relates to redundant memory with error correction in duplicated channels. Said result is achieved by coding initial binary information based on an algebraic linear code using two check bits, which reduces hardware costs associated with storing check bit values. Correction of occurring errors is provided by formation of an error vector based on bitwise summation by modulus of two values of information bits coming from information outputs of the main and backup memory units.
EFFECT: reducing hardware costs associated with designing a monitoring device for detecting single and double errors in duplicate channels and increasing fault tolerance of the redundant device due to correction of errors.
1 cl, 1 dwg
Title | Year | Author | Number |
---|---|---|---|
INFORMATION STORAGE DEVICE WITH SINGLE AND DOUBLE ERROR DETECTION | 2011 |
|
RU2450332C1 |
DEVICE TO STORE INFORMATION OF HIGHER FUNCTIONING VALIDITY | 2010 |
|
RU2421786C1 |
FAIL-SAFE RANDOM ACCESS MEMORY | 2014 |
|
RU2579954C2 |
HIGHLY RELIABLE INFORMATION STORAGE AND TRANSMISSION DEVICE | 2010 |
|
RU2422923C1 |
FAULT-TOLERANT MEMORY UNIT | 2015 |
|
RU2610264C1 |
PROCESSOR WITH HIGH RELIABILITY OF OPERATION | 2018 |
|
RU2708956C2 |
DEVICE FOR STORAGE AND TRANSMISSION OF INFORMATION WITH ERROR DETECTION | 2016 |
|
RU2621284C1 |
DEVICE FOR STORING AND TRANSFERRING INFORMATION WITH DOUBLE ERROR DETECTION | 2009 |
|
RU2403615C2 |
INFORMATION STORAGE AND READING DEVICE WITH SINGLE ERROR CORRECTION | 2023 |
|
RU2816550C1 |
CONTROLLED DEVICE FOR STORAGE AND TRANSMISSION OF INFORMATION | 2015 |
|
RU2618388C1 |
Authors
Dates
2024-09-19—Published
2022-07-18—Filed