FIELD: calculating; counting.
SUBSTANCE: invention relates to computer engineering. Technical result is achieved by a processor with high reliability of operation, first and second encoding units which further comprise a third output, wherein the first coding unit generates the adjustment bit values at its first, second and third output by modulo 2 addition of information symbols coming from the first outputs of the logical operations and control unit to the inputs of the first coding unit, the second coding unit, generates control check digits values at the first, second and third outputs by modulo 2 summation of values of information symbols obtained during performance of arithmetic and logic operations and coming from the second outputs of the logical operation unit and control to inputs of the second encoding unit.
EFFECT: technical result consists in improvement of detecting ability of double errors in processor operation.
1 cl, 2 dwg
Title | Year | Author | Number |
---|---|---|---|
FAIL-SAFE PROCESSOR WITH ERROR CORRECTION IN TWO BYTES OF INFORMATION | 2021 |
|
RU2758410C1 |
FAULT-TOLERANT PROCESSOR WITH ERROR CORRECTION IN A BYTE OF INFORMATION | 2021 |
|
RU2758065C1 |
PROCESSOR OF HIGHER FUNCTIONING RELIABILITY | 2010 |
|
RU2439667C1 |
FAULT-TOLERANT PROCESSOR | 2009 |
|
RU2417409C2 |
FAULT-TOLERANT COMPUTER | 2018 |
|
RU2704325C1 |
DEVICE FOR PROCESSOR-MEMORY INTERFACE | 0 |
|
SU1059560A1 |
FAIL-SAFE RANDOM ACCESS MEMORY | 2014 |
|
RU2579954C2 |
FAULT-TOLERANT RANDOM-ACCESS MEMORY | 2001 |
|
RU2211492C2 |
DEVICE FOR CONTROL OF TRAFFIC OF VEHICLES | 1992 |
|
RU2054198C1 |
DEVICE FOR INTERROGATING INFORMATION CHANNELS | 0 |
|
SU1062677A1 |
Authors
Dates
2019-12-12—Published
2018-05-07—Filed