FIELD: pulse technique; TTL-to-CMOS level conversion of logic signals. SUBSTANCE: device has CMOS inverter, six n-channel transistors, and capacitor. Circuit arrangement of device provides for output signal amplitude equal to supply voltage with static current fully absent. Provision is also made for circuit options of higher loading capacity and extended range of supply voltages. EFFECT: reduced power requirement. 3 cl, 3 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| LOGICAL SIGNAL LEVEL CMOS-TRANSISTOR CONVERTER | 0 |
|
SU1775853A1 |
| PULSE SHAPER | 0 |
|
SU1626347A1 |
| TERNARY INVERTER ON CMOS TRANSISTORS | 2008 |
|
RU2373639C1 |
| OUTPUT CASCADE FOR CMOS CHIPS WITH DEVICE FOR PROTECTION AGAINST ELECTROSTATIC DISCHARGES | 2014 |
|
RU2560822C1 |
| STATIC MEMORY CELL WITH TWO ADDRESS INPUTS | 2011 |
|
RU2470390C1 |
| DYNAMIC D-TRIGGER | 2018 |
|
RU2679220C1 |
| CMOS IC OF HIGHER RADIATION RESISTANCE | 2013 |
|
RU2545325C1 |
| DEVICE FOR CONVERTING LEVELS OF LOGIC SIGNALS BASED ON COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TRANSISTORS | 0 |
|
SU1319273A1 |
| DEVICE FOR CORRECTING PULSE RATIO OF INPUT SIGNAL | 2011 |
|
RU2467473C1 |
| SINGLE-BIT BINARY CMOS ADDER | 2011 |
|
RU2454703C1 |
