FIELD: computer engineering, in particular, design of VLSI for cascade logic and pipe-line data processing in design of arithmetical and logical gates. SUBSTANCE: each cascade of device has paraphase inputs. Goal of invention is achieved by inverse gate circuits 16, which are introduced into logical unit 5, and by additional gate circuits 17, 18. Second inverter 2, fixing flip-flop 6, and additional p-type transistors 7, 8 and 10-13 are also introduced into each cascade. EFFECT: increased functional capabilities. 4 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
PARAPHASE CASCADE LOGIC DEVICE BUILT AROUND CMIS TRANSISTORS | 2002 |
|
RU2209507C1 |
PARAPHASE LOGIC GATE OF CASCADE DEVICES BUILT AROUND CMIS TRANSISTORS | 2002 |
|
RU2209508C1 |
ADDER BUILT AROUND CMDS TRANSISTORS | 2001 |
|
RU2185655C1 |
CASCADE PARAPHASE LOGIC UNIT | 2008 |
|
RU2349028C1 |
PARAPHASAL LOGIC ELEMENT BUILT AROUND MIS TRANSISTORS | 1995 |
|
RU2107387C1 |
MULTIDIGIT ADDER ON SHORT-CHANNEL MIS TRANSISTORS | 2003 |
|
RU2239227C1 |
CLOCKED PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2382490C1 |
PARA-PHASE LOGICAL ELEMENT BASED ON SHORT-CHANNEL MIS TRANSISTORS | 2003 |
|
RU2258303C1 |
MULTISTAGE PARAPHASE LOGIC DEVICE | 2012 |
|
RU2515225C1 |
PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2393631C1 |
Authors
Dates
1999-06-27—Published
1998-04-24—Filed