FIELD: computer engineering. SUBSTANCE: device that may be used in MIS integrated circuits for implementing arithmetic and logic cascade units has first and second p-type transistors 1 and 2, respectively, n-type clock transistor 3, and logic unit 6 whose direct and inverted key circuits 7 and 6, respectively, are connected to paraphase inputs 12-22 of logic gate. First leads 16 and 17 of key circuits are connected to gates of p-type transistors of inverters 4 and 5. Key-circuit common lead 18 is connected to gates of n-type transistors of same inverters. EFFECT: enhanced speed of device. 1 cl, 2 dwg
Title | Year | Author | Number |
---|---|---|---|
PARAPHASE CASCADE LOGIC DEVICE BUILT AROUND CMIS TRANSISTORS | 2002 |
|
RU2209507C1 |
CASCADE PARAPHASE LOGIC UNIT | 2008 |
|
RU2349028C1 |
CLOCKED PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2382490C1 |
PARA-PHASE LOGICAL ELEMENT BASED ON SHORT-CHANNEL MIS TRANSISTORS | 2003 |
|
RU2258303C1 |
CLOCKED LOGIC ELEMENT | 2010 |
|
RU2427073C1 |
CASCADE CIRCUIT USING CMOS TRANSISTORS | 1998 |
|
RU2132591C1 |
ADDER BUILT AROUND CMDS TRANSISTORS | 2001 |
|
RU2185655C1 |
MULTISTAGE PARAPHASE LOGIC DEVICE | 2012 |
|
RU2515225C1 |
PARAPHASE LOGIC CMDS-ELEMENT | 2007 |
|
RU2355104C1 |
PARAPHASE LOGICAL ELEMENT | 2009 |
|
RU2393631C1 |
Authors
Dates
2003-07-27—Published
2002-05-13—Filed