FIELD: computer engineering; digital data processing systems. SUBSTANCE: device has operating units, local command memory units, local data memory units, first bus, stack result memory units, second bus, data input and data output units, local functional-parameter memory units, local data-availability memory units, occupation flip-flops, and third bus in the form of ring. Proposed device provides for easy multisequencing of computation processes due to internal architectural implementation of solved task parallelism and for processing data by solving entire spectrum of neuronet problems. EFFECT: enlarged functional capabilities of data processing device. 1 dwg
Title | Year | Author | Number |
---|---|---|---|
DIGITAL INFORMATION PROCESSING DEVICE | 2000 |
|
RU2176815C1 |
PARALLEL INFORMATION PROCESSING DEVICE | 2008 |
|
RU2379751C2 |
DEVICE FOR INFORMATION PROCESSING | 2008 |
|
RU2373568C1 |
NEURAL NETWORK OPERATIONAL DEVICE | 2008 |
|
RU2394274C2 |
INFORMATION PROCESSING DEVICE | 2006 |
|
RU2331923C2 |
NEURO-NET DISCONTINUOUS OPERATION DEVICE | 2003 |
|
RU2250501C2 |
METHOD FOR PROCESSING INFORMATION IN NEURON NETWORKS | 2004 |
|
RU2263964C1 |
PARALLEL COMPUTING ARCHITECTURE | 2016 |
|
RU2644535C2 |
ASYNCHRONOUS SYNERGISTIC COMPUTER SYSTEM | 2000 |
|
RU2198422C2 |
COMPUTING SYSTEM | 0 |
|
SU692400A1 |
Authors
Dates
2002-02-20—Published
2000-04-10—Filed