FIELD: computers.
SUBSTANCE: device has data input block, multiplied part register, multiplying part register, adder block, block for analyzing multiplying part digit, storage block, control block, threshold elements, neurons. Multiplication operation is performed by analyzing higher digits of multiplying part with displacement of multiplied part to the right. Combination blocks provide for parallel, digit-wise production of multiplication result digits.
EFFECT: simplified construction and operation.
10 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| ACCELERATED MULTIPLIER UNIT BASED ON NEURONS | 2006 |
|
RU2322688C2 |
| ARITHMETIC COMPUTING DEVICE | 2004 |
|
RU2292580C2 |
| COMPUTING PUBLIC EVOLUTIONARY ASYNCHRONOUS MODULAR SYSTEM | 2009 |
|
RU2453910C2 |
| PARALLEL ADDER-SUBTRACTOR BASED ON NEURON-LIKE ELEMENTS | 2023 |
|
RU2805774C1 |
| DIGITAL MULTIPLIER | 0 |
|
SU1714595A1 |
| DEVICE FOR BIT-BY-BIT COMPUTING OF LOGIC AND ARITHMETIC OPERATIONS | 2020 |
|
RU2739343C1 |
| MULTIPLYING DEVICE | 0 |
|
SU1130859A1 |
| PARALLEL ADDER-SUBTRACTOR ON NEURAL LOGIC ELEMENTS | 2020 |
|
RU2780299C2 |
| PARALLEL-SERIES ADDER-SUBTRACTOR BY HIGHER POSITIONS FORWARD ON NEURONS | 2019 |
|
RU2708501C1 |
| DEVICE FOR SORTING INFORMATION USING DATA DECODING METHOD | 2006 |
|
RU2319197C1 |
