CACHE MEMORY READING DEVICE Russian patent published in 2006 - IPC G11C7/00 G06F12/00 

FIELD: computer engineering; data processing devices; reduced instruction set microprocessor systems.

SUBSTANCE: cache memory reading device contains address forming unit, pipeline latches 1A, 1B, 2A, 2B, address conversion unit, data memory, tags memory, comparison unit, control unit with two outputs, and timing pulse generator with two outputs.

EFFECT: increased performance of pipeline microprocessor system with reduced instruction set, reduced time of cache hit flag generation, and reduced power consumption.

4 dwg