METHOD AND DEVICE FOR EXECUTING ARITHMETIC AND LOGICAL OPERATIONS Russian patent published in 2007 - IPC G06F7/57

Abstract RU 2295751 C2

FIELD: computer engineering, possible use in processors of computers and digital automatics devices.

SUBSTANCE: result is achieved because device in each bit contains logical elements AND 1-11, two RS-triggers 12,13, logical elements OR 14-17, logical elements NOT 18-20, nine control inputs, information input and output.

EFFECT: increased speed of execution of operations, expanded list of realized operations at minimal equipment costs.

1 dwg, 1 tbl

Similar patents RU2295751C2

Title	Year	Author	Number
METHODS OF PERFORMING ELEMENTARY COMPUTATIONAL OPERATIONS AND APPARATUS FOR REALISING SAID METHODS	2012	Vlasov Boris Mikhajlovich	RU2505850C2
METHOD AND SYSTEM OF EXECUTING CALCULATION OPERATIONS WITH MINIMAL COST OF EQUIPMENT	2005	Vlasov Boris Mikhajlovich	RU2287849C1
METHOD AND DEVICE FOR ADDING	2005	Vlasov Aleksandr Mikhajlovich Vlasov Boris Mikhajlovich Krasnov Aleksandr Vasil'Evich Sokolov Andrej Olegovich	RU2308073C2
COUNTER-TYPE ADDER	2005	Vlasov Boris Mikhajlovich Korovichev Boris Konstantinovich Krasnov Aleksandr Vasil'Evich Loginov Vladimir Aleksandrovich	RU2288501C1
METHODS OF EXECUTING COMPUTATIONAL PRIMITIVES AND DEVICE THEREFOR	2013	Vlasov Boris Mikhajlovich	RU2553221C2
METHOD AND APPARATUS FOR MULTIPLYING BINARY CODED DECIMAL	2009	Vlasov Boris Mikhajlovich	RU2410745C1
COMBINATION TYPE ADDER	2004	Sazonov Anatolij Efimovich Vlasov Boris Mikhajlovich Loginov Vladimir Aleksandrovich Krasnov Aleksandr Vasil'Evich	RU2275676C1
METHOD AND DEVICE FOR ADDING BINARY CODES	2013	Vlasov Boris Mikhajlovich	RU2537046C2
ACCUMULATING TYPE ADDER	2003	Vlasov Boris Mikhajlovich	RU2269153C2
BINARY CODED DECIMAL SUMMATION METHOD AND DEVICE	2007	Vlasov Boris Mikhajlovich Krasnov Aleksandr Vasil'Evich Novozhilova Karina Aleksandrovna Sokolova Tat'Jana Borisovna	RU2402803C2

RU 2 295 751 C2

Authors

Vlasov Boris Mikhajlovich

Dates

2007-03-20—Published

2005-05-17—Filed