FIELD: information technologies.
SUBSTANCE: invention can be used when designing self-synchronous computing devices and digital information processing systems. The effect is achieved by the fact that sources of p- and n-type transistors controlled with the signal from L-trigger output are connected to the input of the output inverter, and blocks allowing the storage of low and high level at the trigger output and switching the sources of the above p- and n-type transistors to power bus and common bus are added. Replacement of the output inverter with NOR element or NAND element allows adjusting zero or one at the trigger output correspondingly.
EFFECT: improving quick operation.
7 cl, 8 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| DEVICE OF FAULT-TOLERANT DISCHARGE OF SELF-SYNCHRONIZED STORAGE REGISTER | 2020 |
|
RU2733263C1 |
| FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH A SINGLE SPACER | 2019 |
|
RU2725781C1 |
| PROGRAMMABLE LOGIC DEVICE | 2015 |
|
RU2601145C1 |
| FAULT-TOLERANT SELF-SYNCHRONOUS SINGLE-CYCLE RS-TRIGGER WITH ZERO SPACER | 2019 |
|
RU2725780C1 |
| PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653301C1 |
| PROGRAMMABLE LOGIC DEVICE | 2023 |
|
RU2805759C1 |
| COMBINED G-TRIGGER WITH ZERO SPACER | 2007 |
|
RU2368068C2 |
| ADDER BUILT AROUND CMDS TRANSISTORS | 2001 |
|
RU2185655C1 |
| PARAPHASAL LOGIC ELEMENT BUILT AROUND MIS TRANSISTORS | 1995 |
|
RU2107387C1 |
| PROGRAMMABLE LOGIC DEVICE | 2017 |
|
RU2653304C1 |
