METHOD AND SYSTEM FOR PROVISION OF POWER-EFFICIENT REGISTER FILE Russian patent published in 2010 - IPC G06F12/14 G11C19/00 

Abstract RU 2400804 C2

FIELD: information technologies.

SUBSTANCE: file register comprises multiple registers, every of which contains multiple cells of memory, at the same time the first cell from multiple cells of register memory is configured to store signal of availability, condition of which indicates whether data stored in register is valid, and other cells from multiple cells of register are configured to store data in register; and decoder configured to receive address of target register selected from multiple registers, besides decoder in response to signal of availability stored in the first cell of target register memory, selectively diverts output of data from target register, when condition of signal of availability stored in the first cell of target register memory, indicates that data in register is invalid, and makes it possible to withdraw data of target register, when condition of signal of availability stored in the first cell of target register memory, indicates that data in register is valid. Method describes operation of register file.

EFFECT: prevention of invalid reading operations.

21 cl, 2 dwg

Similar patents RU2400804C2

Title Year Author Number
VLIW PROCESSOR WITH IMPROVED PERFORMANCE AT OPERAND UPDATE DELAY 2023
  • Gruzdov Fedor Anatolevich
  • Neiman-Zade Murad Iskender-Ogly
RU2816092C1
ENERGY SAVING METHODS AND DEVICE FOR SELECTIVE PERMISSION OF COMPARATORS IN REGISTER FILE WITH RENAMING BASED ON KNOWN PROCESSOR STATUS 2006
  • Bridzhes Dzheffri Todd
  • Diffenderfer Dzhejms Norris
  • Makilvejn Majkl Skott
  • Sartorius Tomas Ehndrju
RU2389059C2
METHOD, DEVICE AND COMMAND FOR PERFORMING SIGN MULTIPLICATION OPERATION 2003
  • Mejsi Vill'Jam V. Ml.
  • Ngujen Kh'Jui V.
RU2275677C2
SYSTEMS AND METHODS OF PROCEDURE RETURN ADDRESS CHECKING 2014
  • Gertson Gideon
  • Stark Dzhared V.
  • Diskin Gal
RU2628163C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
DEVICE AND METHOD OF REVERSING AND SWAPPING BITS IN MASK REGISTER 2014
  • Uld-Akhmed-Vall Elmustafa
  • Velentajn Robert
RU2636669C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
COMMAND AND LOGIC OF PROVIDING FUNCTIONAL CAPABILITIES OF CIPHER PROTECTED HASHING CYCLE 2014
  • Gopal Vindokh
  • Fegkhali Vazhdi K.
RU2637463C2
INSTRUCTION AND LOGIC FOR MEMORY ACCESS IN A CLUSTERED WIDE-EXECUTION MACHINE 2013
  • Leshenko Anton U.
  • Efimov Andrej
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Babayan Boris A.
RU2662394C2
INSTRUCTION AND LOGIC FOR IDENTIFICATION OF INSTRUCTIONS FOR REMOVAL IN MULTI-FLOW PROCESSOR WITH SEQUENCE CHANGING 2013
  • Kozarev Nikolaj
  • Shishlov Sergej I.
  • Ier Dzhajesh
  • Butuzov Aleksandr
  • Babayan Boris A.
  • Kluchnikov Andrej
RU2644528C2

RU 2 400 804 C2

Authors

Diffenderfer Dzhejms Norris

Sartorius Tomas Ehndrju

Bridzhes Dzheffri Todd

Makilvejn Majkl Skott

Burda Gregori Kristofer

Dates

2010-09-27Published

2006-08-09Filed