METHOD FOR LOGIC DIFFERENTIATION d/dn OF POSITIONAL ANALOGUE SIGNALS ±[n]f(2) TAKING INTO ACCOUNT LOGICAL SIGN n(±) THEREOF (RUSSIAN LOGIC VERSIONS) Russian patent published in 2011 - IPC G06G7/18 

Abstract RU 2417430 C1

FIELD: information technology.

SUBSTANCE: method is implemented using elements which perform logic functions AND, OR and NOT, and involves simultaneous analysis in a conditional ith order of activity of the system of input analogue signals ni of the ith order and ni-1 of the (i-1)th order taking into account the analogue signal of their logical sign n(±), in the positive functional logical structure +f(&) with formation of a positive argument +mi of the resultant analogue signal, and in a conditionally negative functional logical structure -f(&) with formation of a conditionally negative argument -mi of the resultant analogue signal.

EFFECT: faster execution of arithmetic operations.

2 cl

Similar patents RU2417430C1

Title Year Author Number
METHOD FOR SELECTIVE LOGIC DIFFERENTIATION d*/dn OF POSITIONAL ANALOGUE SIGNALS ±[m]f(2) TAKING INTO ACCOUNT LOGICAL SIGN m(±) THEREOF AND FUNCTIONAL STRUCTURE FOR IMPLEMENTATION THEREOF (RUSSIAN LOGIC VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2417431C1
METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC) 2013
  • Petrenko Lev Petrovich
RU2523876C1
FUNCTIONAL STRUCTURE FOR LOGIC DIFFERENTIATION d/dn OF ANALOGUE SIGNALS ±[n]f(2) TAKING INTO ACCOUNT LOGIC SIGN n(±) THEREOF (VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2413988C1
METHOD FOR CONVERSION OF POSITION-SYMBOLIC STRUCTURES OF [n]f(2) AND[n]f(2) ANALOG SIGNAL ARGUMENTS INTO [n]f(2) ANALOG SIGNAL ARGUMENTS STRUCTURE OF "ADDITIONAL CODE" USING ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1, 0,-1) (VERSIONS OF RUSSIAN LOGIC) 2010
  • Petrenko Lev Petrovich
RU2455760C2
METHOD OF PARALLEL BOOLEAN SUMMATION OF ANALOGUE SIGNALS OF TERMS EQUIVALENT TO BINARY NUMBER SYSTEM AND DEVICE FOR REALISING SAID METHOD 2006
  • Petrenko Lev Petrovich
RU2375742C2
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2502184C1
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2501160C1
METHOD FOR PERFORMING BOOLEAN SUMMATION OF POSITION ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(2) AND [m]f(2) OF PARTIAL PRODUCTS IN PRE-ADDER f[n]&[m](2) OF PARALLEL-SERIAL MULTIPLIER f(Σ) USING DOUBLE BOOLEAN DIFFERENTIATION d/dn AND d/dn OF INTERMEDIATE SUMS AND GENERATION OF RESULTANT SUM [S]f(2) IN POSITION FORMAT (RUSSIAN LOGIC) 2010
  • Petrenko Lev Petrovich
RU2446443C1
METHOD PARALLEL BOOLEAN SUMMATION OF ANALOGUE SIGNALS OF COMPONENTS EQUIVALENT TO BINARY NUMBER SYSTEM AND DEVICE TO THIS END 2006
  • Petrenko Lev Petrovich
RU2362205C2
METHOD OF TRANSFORMING POSITION-SIGN ARGUMENTS ±[n]f(+/-) INTO STRUCTURE OF ARGUMENTS ±[n]f(+/-) WITH MINIMISED NUMBER OF ACTIVE ARGUMENTS AND FUNCTIONAL STRUCTURE FOR IMPLEMENTING SAID METHOD (RUSSIAN LOGIC VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2417432C1

RU 2 417 430 C1

Authors

Petrenko Lev Petrovich

Dates

2011-04-27Published

2009-08-03Filed