Show metadata Hide metadata

(19)

RU

(11)

2 523 876

(13)

C1

(51)

IPC

G06F7/505(2006-01-01)

(21) (22)

Application

2013112244/08, 2013-03-19

(24)

Start date

2013-03-19

(22)

Actual filing date

2013-03-19

(45)

Published

2014-07-27

(72)

Inventor

Petrenko Lev Petrovich

(73)

Holder

Petrenko Lev Petrovich

METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC) Russian patent published in 2014 - IPC G06F7/505

Abstract RU 2523876 C1

FIELD: information technology.

SUBSTANCE: in one version, the functional structure is realised on logic elements AND, OR, NOR, NAND.

EFFECT: faster operation.

5 cl

Similar patents RU2523876C1

Title	Year	Author	Number
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2502184C1
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2501160C1
FUNCTIONAL STRUCTURE OF LEAST SIGNIFICANT BIT OF ADDER f(Σ) FOR ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2524562C2
FUNCTIONAL INPUT STRUCTURE OF ADDER WITH SELECTIVE LOGIC DIFFERENTIATION d*/dn OF FIRST INTERMEDIATE SUM ±[S ] OF MINIMISED ARGUMENTS OF TERMS ±[n]f(+/-) and ±[m]f(+/-) (VERSIONS)	2009	Petrenko Lev Petrovich	RU2424548C1
FUNCTIONAL STRUCTURE OF SELECTIVE LOGICAL DIFFERENTIATION OF ARGUMENTS OF BINARY SYSTEM FORMAT f(2)	2008	Petrenko Lev Petrovich	RU2373640C1
FUNCTIONAL STRUCTURE FOR DIGITAL-TO-ANALOGUE CONVERSION OF POSITION-SIGN STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS m&[m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT TO ANALOGUE CONTROL SIGNAL Uf([m]) (VERSION OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2480903C1
FUNCTIONAL INPUT STRUCTURE WITH LOGIC DIFFERENTIATION PROCEDURE d/dn OF FIRST INTERMEDIATE SUM OF MINIMISED ARGUMENTS OF TERMS ±[n]f(+/-) AND ±[m]f(+/-) (VERSIONS OF RUSSIAN LOGIC)	2009	Petrenko Lev Petrovich	RU2427028C2
FUNCTIONAL STRUCTURE OF ADDER f(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [n]f(2) and [m]f(2) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC)	2010	Petrenko Lev Petrovich	RU2429522C1
METHOD OF CONVERTING «-/+»[m]f(+/-) → [m]f(+/-) STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC SIGNALS «-/+»[m]f(+/-) - COMPLEMENTARY CODE" INTO CONDITIONALLY MINIMISED POSITION-SIGN STRUCTURE OF ARGUMENTS -[m]f(+/-) OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURE FOR IMPLEMENTATION THEREOF (VERSIONS OF RUSSIAN LOGIC)	2012	Petrenko Lev Petrovich	RU2503123C1
FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS)	2008	Petrenko Lev Petrovich	RU2386162C2

RU 2 523 876 C1

Authors

Petrenko Lev Petrovich

Dates

2014-07-27—Published

2013-03-19—Filed