METHOD OF LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF ANALOGUE SIGNALS [n]f(2) AND [m]f(2) WITH APPLICATION OF ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND GENERATION OF RESULTING SUM OF ANALOGUE SIGNALS [S]f(2) IN POSITIONAL FORMAT (RUSSIAN LOGIC) Russian patent published in 2012 - IPC G06F7/506 

Abstract RU 2439659 C1

FIELD: information technologies.

SUBSTANCE: method contains the following stages: the first and second intermediate sums are generated by means of logical operations OR and AND, the first intermediate structure of analogue signals arguments is generated, converting an inactive argument of the second intermediate sum into an active positive and conventionally negative argument, the positive structure of arguments is logically differentiated in the first intermediate sum, the positive argument of ripple carry is generated in another senior digit of the second intermediate sum, and additional conventionally negative argument is generated in the junior digit of the second intermediate sum of analogue signals, which is combined with the structure of the first intermediate sum, simultaneous activity of conventionally negative arguments is excluded in appropriate digits, and the resulting sum of analogue signals is formed in position format.

EFFECT: improved efficiency.

Similar patents RU2439659C1

Title Year Author Number
METHOD FOR PERFORMING BOOLEAN SUMMATION OF POSITION ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(2) AND [m]f(2) OF PARTIAL PRODUCTS IN PRE-ADDER f[n]&[m](2) OF PARALLEL-SERIAL MULTIPLIER f(Σ) USING DOUBLE BOOLEAN DIFFERENTIATION d/dn AND d/dn OF INTERMEDIATE SUMS AND GENERATION OF RESULTANT SUM [S]f(2) IN POSITION FORMAT (RUSSIAN LOGIC) 2010
  • Petrenko Lev Petrovich
RU2446443C1
METHOD OF CONVERTING [m]f(+/-)→Uf([m]) MINIMISED STRUCTURE OF POSITION-SIGN ARGUMENTS [m]f(+/-) TERNARY NUMBER SYSTEM f(+1,0,-1) INTO ANALOGUE VOLTAGE ARGUMENT Uf([m]) (VERSION OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2501160C1
METHOD OF CONVERTING STRUCTURE OF ARGUMENTS OF ANALOGUE LOGIC VOLTAGES «-/+»[m]f(+/-) - "COMPLEMENTARY CODE" TO POSITION-SIGN STRUCTURE OF MINIMISED ARGUMENTS OF LOGIC VOLTAGES [m]f(+/-) AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2502184C1
METHOD FOR CONVERSION OF POSITION-SYMBOLIC STRUCTURES OF [n]f(2) AND[n]f(2) ANALOG SIGNAL ARGUMENTS INTO [n]f(2) ANALOG SIGNAL ARGUMENTS STRUCTURE OF "ADDITIONAL CODE" USING ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1, 0,-1) (VERSIONS OF RUSSIAN LOGIC) 2010
  • Petrenko Lev Petrovich
RU2455760C2
FUNCTIONAL STRUCTURE FOR DIGITAL-TO-ANALOGUE CONVERSION OF POSITION-SIGN STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS m&[m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT TO ANALOGUE CONTROL SIGNAL Uf([m]) (VERSION OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2480903C1
METHOD FOR LOGIC-DYNAMIC PROCESS OF CONVERTING POSITION CONDITIONALLY NEGATIVE ARGUMENTS OF ANALOGUE SIGNALS «-»[n]f(2) TO POSITION-SIGN STRUCTURE OF ARGUMENTS «±»[n]f(-1\+1,0,…+1) "COMPLEMENTARY CODE" USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1, 0,-1) (VERSIONS OF RUSSIAN LOGIC) 2010
  • Petrenko Lev Petrovich
RU2429523C1
METHOD OF GENERATING LOGIC-DYNAMIC PROCESS OF CONVERTING CONDITIONALLY MINIMISED STRUCTURES OF ARGUMENTS OF ANALOGUE SIGNALS OF TERMS [n]f(+/-) AND [m]f(+/-) IN FUNCTIONAL ADDER STRUCTURE f(Σ) WITHOUT RIPPLE CARRY f(←←) AND PROCESS CYCLE ∆t → 5∙f(&)-AND FIVE CONDITIONAL LOGIC FUNCTIONS f(&)-AND, REALISED USING PROCEDURE FOR SIMULTANEOUS CONVERSION OF ARGUMENTS OF TERMS THROUGH ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND FUNCTIONAL STRUCTURES FOR REALISATION THEREOF (VERSION OF RUSSIAN LOGIC) 2013
  • Petrenko Lev Petrovich
RU2523876C1
METHOD OF PARALLEL-SERIAL MULTIPLICATION OF POSITIONAL ARGUMENTS OF ANALOGUE SIGNALS OF MULTIPLICAND [m]f(2) AND MULTIPLIER [n]f(2) 2010
  • Petrenko Lev Petrovich
RU2437142C2
FUNCTIONAL STRUCTURE OF LEAST SIGNIFICANT BIT OF ADDER f(Σ) FOR ARGUMENTS OF TERMS [n]f(2) AND [m]f(2) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC) 2012
  • Petrenko Lev Petrovich
RU2524562C2
METHOD FOR LOGIC DIFFERENTIATION d/dn OF POSITIONAL ANALOGUE SIGNALS ±[n]f(2) TAKING INTO ACCOUNT LOGICAL SIGN n(±) THEREOF (RUSSIAN LOGIC VERSIONS) 2009
  • Petrenko Lev Petrovich
RU2417430C1

RU 2 439 659 C1

Authors

Petrenko Lev Petrovich

Dates

2012-01-10Published

2010-06-01Filed