ROUNDING-OFF IN ACCORDANCE WITH INSTRUCTIONS Russian patent published in 2012 - IPC G06F7/499 

Abstract RU 2447484 C1

FIELD: information technology.

SUBSTANCE: method involves the following steps: in processor control selector module, rounding-off instruction of command set architecture user level is received which instruction has format including source operand, destination operand and directly obtained value; determination is executed if the indicator of rounding-off of directly obtained value mode cancellation saved in processor control register is active, by means of decoding directly obtained value in processor control selector module; if so the field of directly obtained value rounding-off mode is received and decoded in control selector module to obtain rounding-off mode, herewith, rounding-off mode field is separated from cancellation indicator; source operand and rounding-off mode control information is transferred to processor floating-point module connected with control selector module; rounding-off operation is executed by source operand in processor floating-point module which is responsible for user-level rounding-off instruction, and according to control information.

EFFECT: reducing time and complexity of operation execution.

20 cl, 5 dwg, 6 tbl

Similar patents RU2447484C1

Title Year Author Number
ROUNDING-OFF IN ACCORDANCE WITH INSTRUCTIONS 2007
  • Zokhar Ronen
  • Stori Shejn
RU2420790C2
INSTRUCTION AND LOGICAL CIRCUIT TO CARRY OUT DOT PRODUCT OPERATION 2007
  • Zokhar Ronen
  • Sekoni Mark
  • Partkhasaratkhi Radzhesh
  • Chennupati Srinivas
  • Bakston Mark
  • Desil'Va Chak
  • Abdallakh Mokhammad A.
RU2421796C2
EFFICIENT PARALLEL PROCESSING OF EXCEPTION WITH FLOATING POINT IN PROCESSOR 2009
  • Sperber Zeev
  • Finkel'Shtejn Shakhar
  • Pribush Gregori
  • Gradshtejn Amit
  • Bejl Gaj
  • Pons T'Erri
RU2427897C2
THREE SOURCE OPERAND FLOATING POINT ADDITION PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS 2014
  • Espasa Rokher
  • Sole Gilem
  • Fernandes Manel
RU2656730C2
MODULE FOR COPROCESSOR CACHE 2011
  • Dzhkha Ashish
RU2586589C2
LOW WATTAGE FLOATING-POINT PROCESSOR FOR SELECTED SUB-ACCURACY 2007
  • Dokser Kennet Alan
RU2412462C2
PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS FOR TRANSCODING POINTS OF UNICODE VARIABLE LENGTH CODE 2014
  • Ko Shitszon
RU2638766C2
INTEGER-VALUED HIGH ORDER MULTIPLICATION WITH TRUNCATION AND SHIFT IN ARCHITECTURE WITH ONE COMMANDS FLOW AND MULTIPLE DATA FLOWS 2003
  • Ehjbel Dzhejms K.
  • Uolterz Derin K.
  • Tajler Dzhonatan Dzh.
RU2263947C2
UNLIMITED TRANSACTIONAL MEMORY WITH ASSURANCES OF MOVEMENT DURING TRANSFER, USING HARDWARE GLOBAL LOCK 2014
  • Gottshlikh Dzhastin E.
  • Kalchu Irina
  • Shpejsmen Tatyana
  • Pokam Zhil A.
RU2597506C2
SCALAR-VECTOR PROCESSOR 2021
  • Petrichkovich Iaroslav Iaroslavovich
  • Solokhina Tatiana Vladimirovna
  • Kuznetsov Denis Aleksandrovich
  • Beliaev Andrei Aleksandrovich
  • Aleksandrov Iurii Nikolaevich
  • Derevianko Dmitrii Aleksandrovich
  • Beliaev Ivan Andreevich
  • Mironova Iuliia Viktorovna
  • Gavrilov Vitalii Sergeevich
RU2781355C1

RU 2 447 484 C1

Authors

Zokhar Ronen

Stori Shejn

Dates

2012-04-10Published

2011-01-25Filed